

# VNH3ASP30-E AUTOMOTIVE FULLY INTEGRATED H-BRIDGE MOTOR DRIVER

Figure 1. Package

#### Table 1. General Features

TYPE	R <sub>DS(on)</sub>	IOUT	V <sub>ccmax</sub>
VNH3ASP30-E	$42 \text{ m}\Omega \text{ max}$	30 A	41 V
VINI ISAGE SU-L	(per leg)	50 A	41 V

- OUTPUT CURRENT: 30A
- 5V LOGIC LEVEL COMPATIBLE INPUTS
- UNDERVOLTAGE AND OVERVOLTAGE SHUT-DOWN
- OVERVOLTAGE CLAMP
- THERMAL SHUT DOWN
- CROSS-CONDUCTION PROTECTION
- LINEAR CURRENT LIMITER
- VERY LOW STAND-BY POWER CONSUMPTION
- PWM OPERATION UP TO 20 KHz
- PROTECTION AGAINST: LOSS OF GROUND AND LOSS OF V<sub>CC</sub>
- CURRENT SENSE OUTPUT PROPORTIONAL TO MOTOR CURRENT
- IN COMPLIANCE WITH THE 2002/95/EC EUROPEAN DIRECTIVE

#### DESCRIPTION

The VNH3ASP30-E is a full bridge motor driver intended for a wide range of automotive applications. The device incorporates a dual monolithic High-Side drivers and two Low-Side switches. The High-Side driver switch is designed using STMicroelectronic's well known and proven proprietary VIPower™ M0 technology that allows to efficiently integrate on the same die a true Power MOSFET with an intelligent signal/ protection circuitry.

# TARGET SPECIFICATION



The Low-Side switches are vertical MOSFETs manufactured using STMicroelectronic's proprietary EHD ('STripFET™') process. The three dice are assembled in MultiPowerSO-30 package on electrically isolated leadframes. This package, specifically designed for the harsh automotive environment offers improved thermal performance thanks to exposed die pads. Moreover, its fully symmetrical mechanical design allows superior manufacturability at board level. The input signals IN<sub>A</sub> and IN<sub>B</sub> can directly interface to the microcontroller to select the motor direction and the brake condition. The DIAG<sub>A</sub>/EN<sub>A</sub> or DIAG<sub>B</sub>/EN<sub>B</sub>, when connected to an external pull-up resistor, enable one leg of the bridge. They also provide a feedback digital diagnostic signal. The normal condition operation is explained in the truth table on page 7. The CS pin allows to monitor the motor current by delivering a current proportional to its value. The PWM, up to 20KHz, lets us to control the speed of the motor in all possible conditions. In all cases, a low level state on the PWM pin will turn off both the  $LS_A$  and  $LS_B$ switches. When PWM rises to a high level, LSA or LS<sub>B</sub> turn on again depending on the input pin state.

#### Table 2. Order Codes

Package	Tube	Tape and Reel
MultiPowerSO-30	VNH3ASP30-E	VNH3ASP30TR-E

Rev. 1

# Figure 2. Block Diagram



Figure 3. Configuration Diagram (Top View)



57

Pin No	Symbol	Function
1, 25, 30	OUT <sub>A,</sub> Heat Slug2	Source of High-Side Switch A / Drain of Low-Side Switch A
2,4,7,12,14,17, 22, 24,29	NC	Not connected
3, 13, 23	VCC, Heat Slug1	Drain of High-Side Switches and Power Supply Voltage
6	EN <sub>A</sub> /DIAG <sub>A</sub>	Status of High-Side and Low-Side Switches A; Open Drain Output
5	INA	Clockwise Input
8	PWM	PWM Input
9	CS	Output of Current sense
11	IN <sub>B</sub>	Counter Clockwise Input
10	EN <sub>B</sub> /DIAG <sub>B</sub>	Status of High-Side and Low-Side Switches B; Open Drain Output
15, 16, 21	OUT <sub>B,</sub> Heat Slug3	Source of High-Side Switch B / Drain of Low-Side Switch B
26, 27, 28	GND <sub>A</sub>	Source of Low-Side Switch A (*)
18, 19, 20	GND <sub>B</sub>	Source of Low-Side Switch B (*)

#### **Table 3. Pin Definitions And Functions**

Note: (\*)  $GND_A$  and  $GND_B$  must be externally connected together.

# **Table 4. Pin Functions Description**

Name	Description
V <sub>CC</sub>	Battery connection.
GND <sub>A</sub>	Power grounds, must always be externally connected together.
GND <sub>B</sub>	r ower grounds, must always be externally connected together.
OUT <sub>A</sub>	Power connections to the motor.
OUTB	
IN <sub>A</sub> IN <sub>B</sub>	Voltage controlled input pins with hysteresis, CMOS compatible. These two pins control the state of the bridge in normal operation according to the truth table (brake to V <sub>CC</sub> , Brake to GND, clockwise and counterclockwise).
PWM	Voltage controlled input pin with hysteresis, CMOS compatible.Gates of Low-Side FETS get modulated by the PWM signal during their ON phase allowing speed control of the motor
EN <sub>A</sub> /DIAG <sub>A</sub> EN <sub>B</sub> /DIAG <sub>B</sub>	Open drain bidirectional logic pins. These pins must be connected to an external pull up resistor. When externally pulled low, they disable half-bridge A or B. In case of fault detection (thermal shutdown of a High-Side FET or excessive ON state voltage drop across a Low-Side FET), these pins are pulled low by the device (see truth table in fault condition).
CS	Analog current sense output. This output sources a current proportional to the motor current. The information can be read back as an analog voltage across an external resistor.

# Table 5. Block Descriptions (see Block Diagram)

Name	Description
LOGIC CONTROL	Allows the turn-on and the turn-off of the High Side and the Low Side switches according to the truth table.
OVERVOLTAGE + UNDERVOLTAGE	Shut-down the device outside the range [5.5V16V] for the battery voltage.
HIGH SIDE AND LOW SIDE CLAMP VOLTAGE	Protect the High Side and the Low Side switches from the high voltage on the battery line in all configuration for the motor.
HIGH SIDE AND LOW SIDE DRIVER	Drive the gate of the concerned switch to allow a proper $R_{DS(on)}$ for the leg of the bridge.
LINEAR CURRENT LIMITER	Limits the motor current, by reducing the High Side Switch gate-source voltage when short-circuit to ground occurs.
OVERTEMPERATURE PROTECTION	In case of short-circuit with the increase of the junction's temperature, shuts-down the concerned High Side to prevent its degradation and to protect the die.
FAULT DETECTION	Signalize an abnormal behavior of the switches in the half-bridge A or B by pulling low the concerned ENx/DIAGx pin.

# Table 6. Absolute Maximum Rating

Symbol	Parameter	Value	Unit
V <sub>CC</sub>	Supply Voltage	+ 41	V
I <sub>max</sub>	Maximum Output Current (continuous)	30	A
I <sub>R</sub>	Reverse Output Current (continuous)	-30	A
l <sub>IN</sub>	Input Current (IN <sub>A</sub> and IN <sub>B</sub> pins)	+/- 10	mA
I <sub>EN</sub>	Enable Input Current (DIAG <sub>A</sub> /EN <sub>A</sub> and DIAG <sub>B</sub> /EN <sub>B</sub> pins)	+/- 10	mA
I <sub>pw</sub>	PWM Input Current	+/- 10	mA
Vcs	Current Sense Maximum Voltage	-3/+15	V
	Electrostatic Discharge (R=1.5kΩ, C=100pF)		
	- CS pin	2	kV
VESD	- logic pins	4	kV
	- output pins: OUT <sub>A</sub> , OUT <sub>B</sub> , V <sub>CC</sub>	5	kV
Tj	Junction Operating Temperature	Internally Limited	°C
Tc	Case Operating Temperature	-40 to 150	°C
T <sub>STG</sub>	Storage Temperature	-55 to 150	°C

# Figure 4. Current and Voltage Conventions



# Table 7. Thermal Data

Symbol	Parameter		Value	Unit
R <sub>thj-case</sub>	Thermal resistance junction-case (Per leg)	(MAX)	1.0	°C/W
R <sub>thj-amb</sub> (*)	Thermal resistance junction-ambient	(MAX)	20	°C/W

Note: (\*) When mounted using the recommended pad size on FR-4 board (see MultiPowerSO-30 Mechanical data).

57

**ELECTRICAL CHARACTERISTICS** (V<sub>CC</sub>=9V up to 16V; -40°C<T<sub>j</sub><150°C; unless otherwise specified)

# Table 8. Power

Symbol	Parameter	Test Conditions	Min	Тур	Max	Unit
V <sub>CC</sub>	Operating supply voltage		5.5		16	V
		Off state:				
		$IN_A=IN_B=PWM=0; T_j=25^{\circ}C; V_{CC}=13V$		12	30	μA
IS	Supply Current	IN <sub>A</sub> =IN <sub>B</sub> =PWM=0			TBD	μA
		On state:				
		IN <sub>A</sub> or IN <sub>B</sub> =5V, no PWM			10	mA
		IN <sub>A</sub> or IN <sub>B</sub> =5V; PWM=20kHz			TBD	mA
Pauma	Static High-Side resistance	I <sub>OUT</sub> =12A; T <sub>j</sub> =25°C			30	mΩ
R <sub>ONHS</sub>	Static High-Side resistance	I <sub>OUT</sub> =12A; T <sub>j</sub> = - 40 to 150°C			60	mΩ
Pour o	Static Low-Side resistance	I <sub>OUT</sub> =12A; T <sub>j</sub> =25°C			12	mΩ
Ronls	Static Low-Side Tesistance	I <sub>OUT</sub> =12A; T <sub>j</sub> = - 40 to 150°C			24	mΩ
V <sub>f</sub>	High Side Free-wheeling Diode Forward Voltage	I <sub>f</sub> =12A		0.8	1.1	V
lu ( m	High Side Off State Output	$\begin{array}{c} T_{j} = 25^{\circ}C; \ V_{OUTX} = EN_{X} = 0V; \\ V_{CC} = 13V \end{array}$			3	μA
I <sub>L(off)</sub>	Current (per channel)	$\begin{array}{l} T_{j} = 125^{\circ}C; \ V_{OUTX} = EN_{X} = 0V; \\ V_{CC} = 13V \end{array}$			5	μA
I <sub>RM</sub>	Dynamic Cross-conduction Current	I <sub>OUT</sub> =12A (see fig. 9)		1.7		A

# Table 9. Logic Inputs (IN<sub>A</sub>, IN<sub>B</sub>, EN<sub>A</sub>, EN<sub>B</sub>)

Symbol	Parameter	Test Conditions	Min	Тур	Max	Unit
VIL	Input Low Level Voltage	Normal operation (DIAG <sub>X</sub> /EN <sub>X</sub> pin acts as an input pin)			1.25	V
V <sub>IH</sub>	Input High Level Voltage	Normal operation (DIAG <sub>X</sub> /EN <sub>X</sub> pin acts as an input pin)	3.25			V
VIHYST	Input Hysteresis Voltage	Normal operation (DIAG <sub>X</sub> /EN <sub>X</sub> pin acts as an input pin)	0.5			V
Mari		I <sub>IN</sub> =1mA	5.5	6.3	7.5	V
VICL	Input Clamp Voltage	I <sub>IN</sub> =-1mA	-1.0	-0.7	-0.3	V
I <sub>INL</sub>	Input Current	V <sub>IN</sub> =1.25 V	1			μA
I <sub>INH</sub>	Input Current	V <sub>IN</sub> =3.25 V			10	μA
V <sub>DIAG</sub>	Enable Output Low Level Voltage	Fault operation (DIAG <sub>X</sub> /EN <sub>X</sub> pin acts as an output pin); I <sub>EN</sub> =1mA			0.4	V

# ELECTRICAL CHARACTERISTICS (continued)

# Table 10. PWM

Symbol	Parameter	Test Conditions	Min	Тур	Max	Unit
V <sub>pwl</sub>	PWM Low Level Voltage				1.25	V
I <sub>pwl</sub>	PWM Pin Current	V <sub>pw</sub> =1.25V	1			μΑ
V <sub>pwh</sub>	PWM High Level Voltage		3.25			V
I <sub>pwh</sub>	PWM Pin Current	V <sub>pw</sub> =3.25V			10	μΑ
V <sub>pwhhyst</sub>	PWM Hysteresis Voltage		0.5			V
	DW/M Clomp Voltage	I <sub>pw</sub> = 1 mA	V <sub>CC</sub> +0.3	V <sub>CC</sub> +0.7	V <sub>CC</sub> +1.0	V
Vpwcl	PWM Clamp Voltage	$I_{pw} = -1 \text{ mA}$	-6.0	-4.5	-3.0	V
CINPWM	PWM Pin Input Capacitance	V <sub>IN</sub> =2.5V			25	pF

# Table 11. Switching (V<sub>CC</sub>=13V, R<sub>LOAD</sub>=1 $\Omega$ )

Symbol	Parameter	Test Conditions	Min	Тур	Max	Unit
f	PWM Frequency		0		20	kHz
t <sub>d(on)</sub>	Turn-on Delay Time	Input rise time < $1\mu$ s (see fig. 8)			250	μs
t <sub>d(off)</sub>	Turn-off Delay Time	Input rise time < $1\mu$ s (see fig. 8)			250	μs
tr	Rise Time	(see fig. 7)		1	2	μs
t <sub>f</sub>	Fall Time	(see fig. 7)		1	2	μs
tor	Delay Time During Change of	(see fig. 6)	300	600	1800	
<sup>t</sup> DEL	Operating Mode	(see lig. b)	300	000	1000	μs
+	High Side Free Wheeling	(coo fig. 0)		110		20
t <sub>rr</sub>	Diode Reverse Recovery Time	(see fig. 9)		110		ns

# Table 12. Protection And Diagnostic

Symbol	Parameter	Test Conditions	Min	Тур	Max	Unit
\/	Undervoltage Shut-down				5.5	V
VUSD	Undervoltage Reset			4.7		V
Vov	Overvoltage Shut-down		16	19	22	V
ILIM	High-Side Current Limitation		30	45	60	Α
V <sub>CLP</sub>	Total Clamp Voltage	lour-120	43	48	54	V
V CLP	(V <sub>CC</sub> to GND)	I <sub>OUT</sub> =12A	43	40	54	v
Trop	Thermal Shut-down	VIN = 3.25 V	150	175	200	°C
T <sub>TSD</sub>	Temperature	VIN = 3.25 V	150	175	200	C
T <sub>TR</sub>	Thermal Reset Temperature		135			°C
T <sub>HYST</sub>	Thermal Hysteresis		7	15		°C

#### ELECTRICAL CHARACTERISTICS (continued)

Symbol	Parameter	Test Conditions	Min	Тур	Max	Unit
K.	IOUT/ISENSE	$I_{OUT}=30A; R_{SENSE}=700\Omega$	4000	4700	5400	
K <sub>1</sub>		T <sub>j</sub> = - 40 to 150°C	4000			
K2	IOUT/ISENSE	I <sub>OUT</sub> =8A; R <sub>SENSE</sub> =700Ω	3750	4700	5650	
R2	TOUTRISENSE	T <sub>j</sub> = - 40 to 150°C	3750			
dK <sub>1</sub> / K <sub>1</sub> (*)	Analog sense current drift	$I_{OUT}=30A; R_{SENSE}=700\Omega$	-8		+8	%
$ux_1 / x_1 ()$		T <sub>j</sub> = - 40 to 150°C	-0			70
dK <sub>2</sub> / K <sub>2</sub> (*)	Appleg conce current drift	$I_{OUT} > 8A; R_{SENSE} = 700\Omega$	-10	+10	%	
ur <u>2/r2</u> ()	Analog sense current drift	T <sub>j</sub> = - 40 to 150°C	-10		+10	70
lasuasa	Analog Sense Leakage	I <sub>OUT</sub> =0A; V <sub>SENSE</sub> =0V;	0		70	
ISENSEO	Current	T <sub>j</sub> = - 40 to 150°C	0			μA

# Table 13. Current Sense (9V<V<sub>CC</sub><16V)

Note:(\*) Analog sense current drift is deviation of factor K for a given device over (-40°C to 150°C and 9V<V<sub>CC</sub><16V) with respect to it's value measured at T<sub>j</sub>=25°C, V<sub>CC</sub>=13V.

# WAVEFORMS AND TRUTH TABLE

#### Table 14. Truth Table In Normal Operating Conditions

In normal operating conditions the  $DIAG_X/EN_X$  pin is considered as an input pin by the device. This pin must be externally pulled high.

PWM pin usage:

In all cases, a "0" on the PWM pin will turn-off both LS<sub>A</sub> and LS<sub>B</sub> switches. When PWM rises back to "1", LS<sub>A</sub> or LS<sub>B</sub> turn on again depending on the input pin state.

INA	INB	DIAG <sub>A</sub> /EN <sub>A</sub>	DIAG <sub>B</sub> /EN <sub>B</sub>	OUTA	OUTB	CS	Operating mode
1	1	1	1	Н	Н	High Imp.	Brake to V <sub>CC</sub>
1	0	1	1	Н	L	I <sub>SENSE</sub> =I <sub>OUT</sub> /K	Clockwise (CW)
0	1	1	1	L	Н	I <sub>SENSE</sub> =I <sub>OUT</sub> /K	Counterclockwise (CCW)
0	0	1	1	L	L	High Imp.	Brake to GND



#### Figure 5. Typical Application Circuit For Dc To 20KHz PWM Operation

In case of a fault condition the  $DIAG_X/EN_X$  pin is considered as an output pin by the device.

The fault conditions are:

overtemperature on one or both high sides (for example if a short to ground occurs as it could be the case described in line 1 and 2 in the table below);
short to battery condition on the output (saturation detection on the Low-Side Power MOSFET).

Possible origins of fault conditions may be:

OUT<sub>A</sub> is shorted to ground ---> overtemperature detection on high side A.

 $OUT_A$  is shorted to V<sub>CC</sub> ---> Low-Side Power MOSFET saturation detection.

When a fault condition is detected, the user can know which power element is in fault by monitoring the  $IN_A$ ,  $IN_B$ ,  $DIAG_A/EN_A$  and  $DIAG_B/EN_B$  pins. In any case, when a fault is detected, the faulty leg of the bridge is latched off. To turn-on the respective output (OUT<sub>X</sub>) again, the input signal must rise from low to high level.

#### Table 15. Truth Table In Fault Conditions (detected on OUT<sub>A</sub>)

INA	INB	DIAG <sub>A</sub> /EN <sub>A</sub>	DIAG <sub>B</sub> /EN <sub>B</sub>	OUTA	OUTB	CS
1	1	0	1	OPEN	Н	High Imp.
1	0	0	1	OPEN	L	High Imp.
0	1	0	1	OPEN	Н	I <sub>OUTB</sub> /K
0	0	0	1	OPEN	L	High Imp.
Х	Х	0	0	OPEN	OPEN	High Imp.
Х	1	0	1	OPEN	Н	I <sub>OUTB</sub> /K
Х	0	0	1	OPEN	L	High Imp.
		•	• •		<b>A</b>	

Fault Information

Protection Action

**A7** 

ISO T/R 7637/1 Test Pulse	Test Level I	Test Level II	Test Level III	Test Level IV	Test Levels Delays and Impedance
1	-25V	-50V	-75V	-100V	2ms, 10Ω
2	+25V	+50V	+75V	+100V	0.2ms, 10Ω
3a	-25V	-50V	-100V	-150V	0.1μs, 50Ω
3b	+25V	+50V	+75V	+100V	0.1μs, 50Ω
4	-4V	-5V	-6V	-7V	100ms, 0.01Ω
5	+26.5V	+46.5V	+66.5V	+86.5V	400ms, 2Ω

**Table 16. Electrical Transient Requirements** 

ISO T/R 7637/1 Test Pulse	Test Levels Result I	Test Levels Result II	Test Levels Result III	Test Levels Result IV
1	С	С	С	С
2	С	С	С	С
3a	С	С	С	С
3b	С	С	С	С
4	С	С	С	С
5	C	E	E	E

Class	Contents
С	All functions of the device are performed as designed after exposure to disturbance.
E	One or more functions of the device are not performed as designed after exposure to disturbance and cannot be returned to proper operation without replacing the device.

#### **Reverse Battery Protection**

Three possible solutions can be thought of: a) a Schottky diode D connected to  $V_{CC}$  pin b) a N-channel MOSFET connected to the GND pin (see Typical Application Circuit on fig. 5) c) a P-channel MOSFET connected to the  $V_{CC}$ pin. The device sustains no more than -30A in reverse battery conditions because of the two Body diodes of the Power MOSFETs. Additionally, in reverse battery condition the I/Os of VNH3ASP30 will be pulled down to the V<sub>CC</sub> line (approximately -1.5V). Series resistor must be inserted to limit the current sunk from the microcontroller I/Os. If I<sub>Rmax</sub> is the maximum target reverse current through  $\mu$ C I/Os, series resistor is:

$$R = \frac{V_{IOs} - V_{CC}}{I_{Rmax}}$$



# Figure 6. Definition Of The Delay Times Measurement





57



Figure 8. Definition Of The High Side Switching Times

**\\** 











Figure 11. Waveforms In Full Bridge Operation (continued)









57

# PACKAGE MECHANICAL

Querral a l	millimeters					
Symbol	Min.	Тур	Max.			
А			2.35			
A2	1.85		2.25			
A3	0		0.1			
В	0.42		0.58			
С	0.23		0.32			
D	17.1	17.2	17.3			
E	18.85		19.15			
E1	15.9	16	16.1			
е		1				
F1	5.55		6.05			
F2	4.6		5.1			
F3	9.6		10.1			
L	0.8		1.15			
Ν			10deg			
S	Odeg		7deg			

# Table 17. MultiPowerSO-30 Mechanical Data

# Figure 14. MultiPowerSO-30 Package Dimensions

<u>ل</u>رکا





57

# Figure 15. MultiPowerSO-30 Suggested Pad Layout

#### **REVISION HISTORY**

Date	Revision	Description of Changes
Sep. 2004	1	- First issue.



Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners

© 2004 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan -Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com

**A7**