

## Quad smart power solid state relay for complete H bridge configurations


### Features

| Type       | R <sub>DS(on)</sub>  | I <sub>OUT</sub>    | V <sub>CC</sub> |
|------------|----------------------|---------------------|-----------------|
| VN5770AK-E | 280mΩ <sup>(1)</sup> | 8.5A <sup>(2)</sup> | 36V             |

1. Total resistance of one side in bridge configuration
  2. Typical current limitation value
- General features
    - Inrush current management by active power limitation on the high side switches
    - Very low stand-by current
    - Very low electromagnetic susceptibility
    - In compliance with the 2002/95/EC European directive
  - Protection
    - High side drivers undervoltage shutdown
    - Overvoltage clamp
    - Output current limitation
    - High and low side overtemperature shutdown
    - Short circuit protection
    - ESD protection
  - Diagnostic functions
    - Proportional load current sense
    - Thermal shutdown indication on both the high and low side switches

### Description

The VN5770AK-E is a device formed by three monolithic chips housed in a standard SO-28 package: a double high side and two low side switches. The double high side is made using STMicroelectronics VIPower™ M0-5 Technology, while the low side switches are fully protected



VIPower™ M0-3 OMNIFET II. This device is suitable to drive a DC motor in a bridge configuration as well as to be used as a quad switch for any low voltage application.

The dual high side switches integrate built-in non-latching thermal shutdown with thermal hysteresis. An output current limiter protects the device in overload condition. In the case of long overload duration, the device limits the dissipated power to a safe level up to thermal shut-down intervention. An analog current sense pin delivers a current proportional to the load current (according to a known ratio) and indicates overtemperature shutdown of the relevant high side switch through a voltage flag.

The low side switches have built-in non-latching thermal shutdown with thermal hysteresis, linear current limitation and overvoltage clamping.

Fault feedback for overtemperature shutdown of the low side switch is indicated by the relevant input pin current consumption going up to the fault sink current flag.

### Applications

- DC motor driving in full or half bridge configuration
- All types of resistive, inductive and capacitive loads

**Table 1. Order codes**

| Package | Tube       | Tape and Reel |
|---------|------------|---------------|
| SO-28   | VN5770AK-E | VN5770AKTR-E  |

## Contents

|          |  |           |
|----------|--|-----------|
| <b>1</b> | <b>Block diagram and pin descriptions</b>            | <b>5</b>  |
| <b>2</b> | <b>Maximum ratings</b>                               | <b>7</b>  |
| 2.1      | Absolute maximum ratings                             | 7         |
| <b>3</b> | <b>Electrical characteristics</b>                    | <b>9</b>  |
| 3.1      | Electrical characteristics for dual high side switch | 9         |
| 3.2      | Electrical characteristics for low side switches     | 15        |
| <b>4</b> | <b>Application information</b>                       | <b>20</b> |
| 4.1      | Maximum demagnetization energy ( $V_{CC} = 13.5V$ )  | 22        |
| <b>5</b> | <b>Package and thermal data</b>                      | <b>23</b> |
| 5.1      | SO-28 thermal data                                   | 23        |
| <b>6</b> | <b>Package mechanical</b>                            | <b>28</b> |
| 6.1      | SO-28 mechanical data                                | 28        |
| <b>7</b> | <b>Revision history</b>                              | <b>30</b> |

## List of tables


|           |  |    |
|-----------|--|----|
| Table 1.  | Order codes .....  | 1  |
| Table 2.  | Pin descriptions .....   | 6  |
| Table 3.  | Thermal Data .....   | 7  |
| Table 4.  | Dual high side switch .....  | 7  |
| Table 5.  | Low side switch.....   | 8  |
| Table 6.  | Power section .....  | 9  |
| Table 7.  | Switching (VCC=13V).....   | 9  |
| Table 8.  | Logic input .....  | 10 |
| Table 9.  | Protection and diagnostics .....   | 10 |
| Table 10. | Current sense (8V<VCC<16V).....  | 10 |
| Table 11. | Truth table.....   | 12 |
| Table 12. | Off .....  | 15 |
| Table 13. | On .....   | 15 |
| Table 14. | Dynamic ( $T_j=25^\circ\text{C}$ , unless otherwise specified) .....                   | 15 |
| Table 15. | Switching ( $T_j=25^\circ\text{C}$ , unless otherwise specified) .....                 | 15 |
| Table 16. | Source drain diode .....   | 16 |
| Table 17. | Protection and diagnostics (-40°C < $T_j$ < 150°C, unless otherwise specified) .....   | 17 |
| Table 18. | Thermal calculations in clockwise and anti-clockwise operation in steady-state mode .. | 24 |
| Table 19. | Thermal resistances definitions .....  | 24 |
| Table 20. | Single pulse thermal impedance definitions .....                                       | 24 |
| Table 21. | Thermal calculations in transient mode .....   | 24 |
| Table 22. | Thermal parameters .....   | 26 |
| Table 23. | SO-28 mechanical data .....  | 28 |
| Table 24. | Document revision history .....  | 30 |

## List of figures

|            |  |    |
|------------|--|----|
| Figure 1.  | Block diagram . . . . .  | 5  |
| Figure 2.  | Configuration diagram (Top view) . . . . .   | 6  |
| Figure 3.  | Switching time waveforms . . . . .   | 11 |
| Figure 4.  | Output voltage drop limitation . . . . .   | 12 |
| Figure 5.  | Current sense delay characteristics . . . . .  | 12 |
| Figure 6.  | Off state output current . . . . .   | 13 |
| Figure 7.  | High level input current . . . . .   | 13 |
| Figure 8.  | Input clamp voltage . . . . .  | 13 |
| Figure 9.  | Input low level . . . . .  | 13 |
| Figure 10. | Input high level . . . . .   | 13 |
| Figure 11. | Input hysteresis voltage . . . . .   | 13 |
| Figure 12. | On state resistance vs. Tcase . . . . .  | 14 |
| Figure 13. | On state resistance vs. VCC . . . . .  | 14 |
| Figure 14. | Undervoltage shutdown . . . . .  | 14 |
| Figure 15. | Turn-on voltage slope . . . . .  | 14 |
| Figure 16. | ILIMH Vs. Tcase . . . . .  | 14 |
| Figure 17. | Turn-off voltage slope . . . . .   | 14 |
| Figure 18. | Static drain source on resistance . . . . .  | 17 |
| Figure 19. | Derating curve . . . . .   | 17 |
| Figure 20. | Transconductance . . . . .   | 17 |
| Figure 21. | Transfer characteristics . . . . .   | 17 |
| Figure 22. | Input voltage vs. input charge . . . . .   | 18 |
| Figure 23. | Capacitance variations . . . . .   | 18 |
| Figure 24. | Output characteristics . . . . .   | 18 |
| Figure 25. | Step response current limit . . . . .  | 18 |
| Figure 26. | Source-drain diode forward characteristics . . . . .                                 | 18 |
| Figure 27. | Static drain-source on resistance vs. Id . . . . .                                   | 18 |
| Figure 28. | Static drain-source on resistance vs. input voltage . . . . .                        | 19 |
| Figure 29. | Static drain-source on resistance vs. input voltage . . . . .                        | 19 |
| Figure 30. | Normalized input threshold voltage vs. temperature . . . . .                         | 19 |
| Figure 31. | Normalized on resistance vs. temperature . . . . .                                   | 19 |
| Figure 32. | Current limit vs. junction temperature . . . . .                                     | 19 |
| Figure 33. | Typical application schematic . . . . .  | 20 |
| Figure 34. | Recommended motor operation . . . . .  | 20 |
| Figure 35. | Waveforms . . . . .  | 21 |
| Figure 36. | Maximum turn off current versus load inductance . . . . .                            | 22 |
| Figure 37. | SO-28 PC board . . . . .   | 23 |
| Figure 38. | Chipset configuration . . . . .  | 23 |
| Figure 39. | Auto and mutual Rthj-amb vs PCB copper area in open box free air condition . . . . . | 23 |
| Figure 40. | SO-28 HSD thermal impedance junction ambient single pulse . . . . .                  | 25 |
| Figure 41. | SO-28 LSD thermal impedance junction ambient single pulse . . . . .                  | 25 |
| Figure 42. | Thermal fitting model of an H-Bridge in SO-28 . . . . .                              | 26 |
| Figure 43. | SO-28 package dimensions . . . . .   | 28 |
| Figure 44. | SO-28 tube shipment (no suffix) . . . . .  | 29 |
| Figure 45. | Tape and reel shipment (suffix "TR") . . . . .                                       | 29 |


# 1 Block diagram and pin descriptions

**Figure 1. Block diagram**



**Table 2. Pin descriptions**

| No             | NAME            | FUNCTION  |
|----------------|-----------------|---|
| 1, 3, 25, 28   | DRAIN 3         | Drain of Switch 3 (low-side switch)   |
| 2              | INPUT 3         | Input of Switch 3 (low-side switch)   |
| 4, 11          | N.C.            | Not Connected   |
| 5, 10, 19, 24  | V <sub>CC</sub> | Drain of Switches 1 and 2 (high-side switches) and Power Supply Voltage       |
| 6              | GND             | Ground of Switches 1 and 2 (high-side switches)                               |
| 7              | INPUT 1         | Input of Switch 1 (high-side switches)  |
| 8              | INPUT 2         | Input of Switch 2 (high-side switch)  |
| 9              | CURRENT SENSE   | Analog current sense pin, delivers a current proportional to the load current |
| 12, 14, 15, 18 | DRAIN 4         | Drain of switch 4 (low-side switch)   |
| 13             | INPUT 4         | Input of Switch 4 (low-side switch)   |
| 16, 17         | SOURCE 4        | Source of Switch 4 (low-side switch)  |
| 20, 21         | SOURCE 2        | Source of Switch 2 (high-side switch)   |
| 22, 23         | SOURCE 1        | Source of Switch 1 (high-side switch)   |
| 26, 27         | SOURCE 3        | Source of Switch 3 (low-side switch)  |

**Figure 2. Configuration diagram (Top view)**

## 2 Maximum ratings

Stressing the device above the rating listed in the “Absolute maximum ratings” table may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the Operating sections of this specification is not implied. Exposure to the conditions in [Section 2.1: Absolute maximum ratings](#) for extended periods may affect device reliability. Refer also to the STMicroelectronics SURE Program and other relevant quality document.

### 2.1 Absolute maximum ratings

**Table 3. Thermal Data**

| Symbol                | Parameter   | Max value                        | Unit |
|-----------------------|---|----------------------------------|------|
| $R_{thj\text{-case}}$ | Thermal Resistance Junction-lead (High-side switch) | 10                               | °C/W |
| $R_{thj\text{-case}}$ | Thermal Resistance Junction-lead (Low-side switch)  | 7                                | °C/W |
| $R_{thj\text{-amb}}$  | Thermal Resistance Junction-ambient.                | See<br><a href="#">Figure 38</a> | °C/W |

**Table 4. Dual high side switch**

| Symbol       | Parameter  | Value                        | Unit             |
|--------------|--|------------------------------|------------------|
| $V_{CC}$     | DC supply voltage  | 41                           | V                |
| $-V_{CC}$    | Reverse DC supply voltage  | 0.3                          | V                |
| $-I_{GND}$   | DC reverse ground pin current  | 200                          | mA               |
| $I_{OUT}$    | DC output current  | Internally limited           | A                |
| $-I_{OUT}$   | Reverse DC output current  | -12                          | A                |
| $I_{IN}$     | DC input current   | -1 to 10                     | mA               |
| $I_{CSD}$    | DC current sense disable input current   | -1 to 10                     | mA               |
| $V_{CSENSE}$ | Current sense maximum voltage  | $V_{CC}-41$<br>$+V_{CC}$     | V<br>V           |
| $E_{MAX}$    | Maximum switching energy (single pulse)<br>( $L=3.7mH$ ; $R_L=0\Omega$ ; $V_{bat}=13.5V$ ; $T_{jstart}=150^\circ C$ ; $I_{OUT} = I_{limL}(Typ.)$ ) | 32                           | mJ               |
| $V_{ESD}$    | Electrostatic Discharge (Human Body Model: $R=1.5K\Omega$ ;<br>$C=100pF$ )<br>- INPUT<br>- CURRENT SENSE<br>- OUTPUT<br>- $V_{CC}$                 | 4000<br>2000<br>5000<br>5000 | V<br>V<br>V<br>V |
| $V_{ESD}$    | Charge device model (CDM-AEC-Q100-011)   | 750                          | V                |
| $T_j$        | Junction operating temperature   | -40 to 150                   | °C               |
| $T_{stg}$    | Storage temperature  | -55 to 150                   | °C               |

**Table 5. Low side switch**

| Symbol         | Parameter   | Value              | Unit       |
|----------------|---|--------------------|------------|
| $V_{DSn}$      | Drain-source Voltage ( $V_{INn}=0V$ )                                     | Internally Clamped | V          |
| $V_{INn}$      | Input Voltage   | Internally Clamped | V          |
| $I_{INn}$      | Input Current   | +/-20              | mA         |
| $R_{IN\ MINn}$ | Minimum Input Series Impedance  | 220                | $\Omega$   |
| $I_{Dn}$       | Drain Current   | Internally Limited | A          |
| $I_{Rn}$       | Reverse DC Output Current   | -12                | A          |
| $V_{ESD1}$     | Electrostatic Discharge ( $R=1.5K\Omega$ , $C=100pF$ )                    | 4000               | V          |
| $V_{ESD2}$     | Electrostatic Discharge on output pins only ( $R=330\Omega$ , $C=150pF$ ) | 16500              | V          |
| $P_{tot}$      | Total Dissipation at $T_c=25^\circ C$                                     | 4                  | W          |
| $T_j$          | Operating Junction Temperature  | Internally limited | $^\circ C$ |
| $T_c$          | Case Operating Temperature  | Internally limited | $^\circ C$ |
| $T_{stg}$      | Storage Temperature   | -55 to 150         | $^\circ C$ |

### 3 Electrical characteristics

#### 3.1 Electrical characteristics for dual high side switch

Note: Values specified in this section are for  $8V < V_{CC} < 36V$ ;  $-40^{\circ}C < T_j < 150^{\circ}C$ , unless otherwise specified (for each channel)

**Table 6. Power section**

| Symbol        | Parameter                                      | Test Conditions  | Min.   | Typ.                  | Max.                  | Unit                                |
|---------------|--|--|--------|-----------------------|-----------------------|-------------------------------------|
| $V_{CC}$      | Operating supply voltage                       |  | 4.5    | 13                    | 36                    | V                                   |
| $V_{USD}$     | Undervoltage shutdown                          |  |        | 3.5                   | 4.5                   | V                                   |
| $V_{USDhyst}$ | Undervoltage shutdown hysteresis               |  |        | 0.5                   |                       | V                                   |
| $R_{ON}$      | On state resistance                            | $I_{OUT}=3A; T_j=25^{\circ}C$<br>$I_{OUT}=3A; T_j=150^{\circ}C$<br>$I_{OUT}=3A; V_{CC}=5V; T_j=25^{\circ}C$                  |        |                       | 160<br>320<br>210     | $m\Omega$<br>$m\Omega$<br>$m\Omega$ |
| $V_{clamp}$   | Clamp Voltage                                  | $I_S=20\text{ mA}$   | 41     | 46                    | 52                    | V                                   |
| $I_S$         | Supply current                                 | Off State; $V_{CC}=13V; T_j=25^{\circ}C$ ;<br>$V_{IN}=V_{OUT}=V_{SENSE}=0V$<br>On State; $V_{CC}=13V; V_{IN}=5V; I_{OUT}=0A$ |        | 2 <sup>(1)</sup><br>3 | 5 <sup>(1)</sup><br>6 | $\mu A$<br>mA                       |
| $I_{L(off)}$  | Off state output current <sup>(2)</sup>        | $V_{IN}=V_{OUT}=0V; V_{CC}=13V; T_j=25^{\circ}C$<br>$V_{IN}=V_{OUT}=0V; V_{CC}=13V; T_j=125^{\circ}C$                        | 0<br>0 |                       | 3<br>5                | $\mu A$                             |
| $V_F$         | Output - $V_{CC}$ diode voltage <sup>(2)</sup> | $-I_{OUT}=3A; T_j=150^{\circ}C$  |        |                       | 0.7                   | V                                   |

1. PowerMOS leakage included

2. For each channel

**Table 7. Switching ( $V_{CC}=13V$ )**

| Symbol                | Parameter                                | Test Conditions                                  | Min. | Typ.                           | Max. | Unit      |
|-----------------------|--|--|------|--------------------------------|------|-----------|
| $t_{d(on)}$           | Turn-on delay time                       | $R_L=4.3\Omega$ (see <a href="#">Figure 3.</a> ) |      | 15                             |      | $\mu s$   |
| $t_{d(off)}$          | Turn-off delay time                      | $R_L=4.3\Omega$ (see <a href="#">Figure 3.</a> ) |      | 10                             |      | $\mu s$   |
| $(dV_{OUT}/dt)_{on}$  | Turn-on voltage slope                    | $R_L=4.3\Omega$                                  |      | See <a href="#">Figure 15</a>  |      | $V/\mu s$ |
| $(dV_{OUT}/dt)_{off}$ | Turn-off voltage slope                   | $R_L=4.3\Omega$                                  |      | See <a href="#">Figure 17.</a> |      | $V/\mu s$ |
| $W_{ON}$              | Switching energy losses during $t_{on}$  | $R_L=4.3\Omega$ (see <a href="#">Figure 3.</a> ) |      | 0.16                           |      | mJ        |
| $W_{OFF}$             | Switching energy losses during $t_{off}$ | $R_L=4.3\Omega$ (see <a href="#">Figure 3.</a> ) |      | 0.08                           |      | mJ        |

**Table 8. Logic input**

| Symbol        | Parameter                | Test Conditions               | Min. | Typ. | Max. | Unit    |
|---------------|--------------------------|-------------------------------|------|------|------|---------|
| $V_{IL}$      | Input low level voltage  |                               |      |      | 0.9  | V       |
| $I_{IL}$      | Low level input current  | $V_{IN}=0.9V$                 | 1    |      |      | $\mu A$ |
| $V_{IH}$      | Input high level voltage |                               | 2.1  |      |      | V       |
| $I_{IH}$      | High level input current | $V_{IN}=2.1V$                 |      |      | 10   | $\mu A$ |
| $V_{I(hyst)}$ | Input hysteresis voltage |                               | 0.25 |      |      | V       |
| $V_{ICL}$     | Input clamp voltage      | $I_{IN}=1mA$<br>$I_{IN}=-1mA$ | 5.5  | -0.7 | 7    | V<br>V  |

**Table 9. Protection and diagnostics<sup>(1)</sup>**

| Symbol      | Parameter                                    | Test Conditions  | Min.         | Typ.         | Max.        | Unit   |
|-------------|--|--|--------------|--------------|-------------|--------|
| $I_{limH}$  | DC Short circuit current                     | $V_{CC}=13V$<br>$5V < V_{CC} < 36V$  | 6            | 8.5          | 12          | A<br>A |
| $I_{limL}$  | Short circuit current during thermal cycling | $V_{CC}=13V$ ; $T_R < T_j < T_{TSD}$   |              | 3.5          |             | A      |
| $T_{TSD}$   | Shutdown temperature                         |  | 150          | 175          | 200         | °C     |
| $T_R$       | Reset temperature                            |  | $T_{RS} + 1$ | $T_{RS} + 5$ |             | °C     |
| $T_{RS}$    | Thermal reset of STATUS                      |  | 135          |              |             | °C     |
| $T_{HYST}$  | Thermal hysteresis ( $T_{TSD}-T_R$ )         |  |              | 7            |             | °C     |
| $V_{DEMAG}$ | Turn-off output voltage clamp                | $I_{OUT}=1A$ ; $V_{IN}=0$ ; $L=20mH$   | $V_{CC}-41$  | $V_{CC}-46$  | $V_{CC}-52$ | V      |
| $V_{ON}$    | Output voltage drop limitation               | $I_{OUT}=0.03A$ ; $T_j=-40^{\circ}C$ to $150^{\circ}C$<br>(see <a href="#">Figure 4</a> .) |              | 25           |             | mV     |


1. To ensure long term reliability under heavy overload or short circuit conditions, protection and related diagnostic signals must be used together with a proper software strategy. If the device is subjected to abnormal conditions, this software must limit the duration and number of activation cycles


**Table 10. Current sense ( $8V < V_{CC} < 16V$ )**

| Symbol | Parameter           | Test Conditions   | Min.        | Typ.         | Max.         | Unit |
|--------|---------------------|---|-------------|--------------|--------------|------|
| $K_0$  | $I_{OUT}/I_{SENSE}$ | $I_{OUT}=0.080A$ ; $V_{SENSE}=0.5V$ ;<br>$T_j=-40^{\circ}C$ to $50^{\circ}C$  | 850         | 1450         | 2020         |      |
| $K_1$  | $I_{OUT}/I_{SENSE}$ | $I_{OUT}=0.35A$ ; $V_{SENSE}=0.5V$ ;<br>$T_j=-40^{\circ}C$ to $150^{\circ}C$<br>$T_j=25^{\circ}C$ to $150^{\circ}C$ | 940<br>1040 | 1360<br>1360 | 1900<br>1680 |      |
| $K_2$  | $I_{OUT}/I_{SENSE}$ | $I_{OUT}=3A$ ; $V_{SENSE}=4V$ ;<br>$T_j=-40^{\circ}C$ to $150^{\circ}C$   | 1200        | 1270         | 1350         |      |
| $K_3$  | $I_{OUT}/I_{SENSE}$ | $I_{OUT}=5A$ ; $V_{SENSE}=4V$ ;<br>$T_j=-40^{\circ}C$ to $150^{\circ}C$   | 1180        | 1260         | 1330         |      |


**Table 10. Current sense (8V<V<sub>CC</sub><16V)**







| Symbol                | Parameter  | Test Conditions   | Min.   | Typ. | Max.   | Unit     |
|-----------------------|--|---|--------|------|--------|----------|
| I <sub>SENSE0</sub>   | Analog sense current                                     | I <sub>OUT</sub> =0A; V <sub>SENSE</sub> =0V;<br>V <sub>IN</sub> =0V; T <sub>j</sub> =-40°C to 150°C<br>V <sub>IN</sub> =5V; T <sub>j</sub> =-40°C to 150°C | 0<br>0 |      | 1<br>2 | μA<br>μA |
| V <sub>SENSE</sub>    | Max analog sense output voltage                          | I <sub>OUT</sub> =5A; R <sub>SENSE</sub> =3.9KΩ   | 5      |      |        | V        |
| V <sub>SENSEH</sub>   | Analog sense output voltage in overtemperature condition | V <sub>CC</sub> =13V; R <sub>SENSE</sub> =3.9KΩ   |        | 9    |        | V        |
| I <sub>SENSEH</sub>   | Analog sense output current in overtemperature condition | V <sub>CC</sub> =13V  |        | 8    |        | mA       |
| t <sub>DSENSE2H</sub> | Delay Response time from rising edge of INPUT pin        | V <sub>SENSE</sub> <4V, 0.35A<I <sub>out</sub> <5A<br>I <sub>SENSE</sub> =90% of I <sub>SENSE</sub> max (see Figure 5.)                                     |        | 70   | 300    | μs       |
| t <sub>DSENSE2L</sub> | Delay Response time from falling edge of INPUT pin       | V <sub>SENSE</sub> <4V, 0.35A<I <sub>out</sub> <5A<br>I <sub>SENSE</sub> =10% of I <sub>SENSE</sub> max (see Figure 5.)                                     |        | 100  | 250    | μs       |







**Figure 3. Switching time waveforms**

**Figure 4. Output voltage drop limitation****Table 11. Truth table**

| CONDITIONS                    | INPUT | OUTPUT | SENSE        |
|-------------------------------|-------|--------|--------------|
| Normal operation              | L     | L      | 0            |
|                               | H     | H      | Nominal      |
| Overtemperature               | L     | L      | 0            |
|                               | H     | L      | $V_{SENSEH}$ |
| Undervoltage                  | L     | L      | 0            |
|                               | H     | L      | 0            |
| Short circuit to GND          | L     | L      | 0            |
|                               | H     | L      | 0            |
| Short circuit to $V_{CC}$     | L     | H      | 0            |
|                               | H     | H      | < Nominal    |
| Negative output voltage clamp | L     | L      | 0            |

**Figure 5. Current sense delay characteristics**

**Figure 6. Off state output current****Figure 7. High level input current****Figure 8. Input clamp voltage****Figure 9. Input low level****Figure 10. Input high level****Figure 11. Input hysteresis voltage**

**Figure 12. On state resistance vs.  $T_{case}$** **Figure 13. On state resistance vs.  $V_{CC}$** **Figure 14. Undervoltage shutdown****Figure 15. Turn-on voltage slope****Figure 16.  $I_{LIMH}$  Vs.  $T_{case}$** **Figure 17. Turn-off voltage slope**

### 3.2 Electrical characteristics for low side switches

Note: Values specified in this section are for  $-40^{\circ}\text{C} < T_j < 150^{\circ}\text{C}$ , unless otherwise specified

**Table 12. Off**

| Symbol             | Parameter  | Test Conditions  | Min       | Typ | Max       | Unit          |
|--------------------|--|--|-----------|-----|-----------|---------------|
| $V_{\text{CLAMP}}$ | Drain-source Clamp Voltage                                     | $V_{\text{IN}}=0\text{V}; I_D=1.5\text{A}$   | 40        | 45  | 55        | V             |
| $V_{\text{CLTH}}$  | Drain-source Clamp Threshold Voltage                           | $V_{\text{IN}}=0\text{V}; I_D=2\text{mA}$  | 36        |     |           | V             |
| $V_{\text{INTH}}$  | Input Threshold Voltage  | $V_{\text{DS}}=V_{\text{IN}}; I_D=1\text{mA}$  | 0.5       |     | 2.5       | V             |
| $I_{\text{ISS}}$   | Supply Current from Input Pin                                  | $V_{\text{DS}}=0\text{V}; V_{\text{IN}}=5\text{V}$   |           | 100 | 150       | $\mu\text{A}$ |
| $V_{\text{INCL}}$  | Input-Source Clamp Voltage                                     | $I_{\text{IN}}=1\text{mA}$<br>$I_{\text{IN}}=-1\text{mA}$  | 6<br>-1.0 | 6.8 | 8<br>-0.3 | V             |
| $I_{\text{DSS}}$   | Zero Input Voltage Drain Current ( $V_{\text{IN}}=0\text{V}$ ) | $V_{\text{DS}}=13\text{V}; V_{\text{IN}}=0\text{V}; T_j=25^{\circ}\text{C}$<br>$V_{\text{DS}}=25\text{V}; V_{\text{IN}}=0\text{V}$ |           |     | 30<br>75  | $\mu\text{A}$ |

**Table 13. On**

| Symbol              | Parameter                         | Test Conditions  | Min | Typ | Max        | Unit             |
|---------------------|-----------------------------------|--|-----|-----|------------|------------------|
| $R_{\text{DS(on)}}$ | Static Drain-source On Resistance | $V_{\text{IN}}=5\text{V}; I_D=3\text{A}; T_j=25^{\circ}\text{C}$<br>$V_{\text{IN}}=5\text{V}; I_D=3\text{A}$ |     |     | 120<br>240 | $\text{m}\Omega$ |

**Table 14. Dynamic ( $T_j=25^{\circ}\text{C}$ , unless otherwise specified)**

| Symbol           | Parameter                | Test Conditions  | Min | Typ | Max | Unit |
|------------------|--------------------------|--|-----|-----|-----|------|
| $g_{\text{fs}}$  | Forward Transconductance | $V_{\text{DD}}=13\text{V}; I_D=1.5\text{A}$                        |     | 2.5 |     | S    |
| $C_{\text{OSS}}$ | Output Capacitance       | $V_{\text{DS}}=13\text{V}; f=1\text{MHz}; V_{\text{IN}}=0\text{V}$ |     | 150 |     | pF   |

**Table 15. Switching ( $T_j=25^{\circ}\text{C}$ , unless otherwise specified)**

| Symbol              | Parameter           | Test Conditions  | Min | Typ  | Max  | Unit          |
|---------------------|---------------------|--|-----|------|------|---------------|
| $t_{\text{d(on)}}$  | Turn-on Delay Time  | $V_{\text{DD}}=15\text{V}; I_D=3\text{A}$<br>$V_{\text{gen}}=5\text{V}; R_{\text{gen}}=R_{\text{IN MINn}}=220\Omega$ |     | 200  | 400  | ns            |
| $t_r$               | Rise Time           |  |     | 1.2  | 2.5  | $\mu\text{s}$ |
| $t_{\text{d(off)}}$ | Turn-off Delay Time |  |     | 600  | 1350 | ns            |
| $t_f$               | Fall Time           |  |     | 400  | 1000 | ns            |
| $t_{\text{d(on)}}$  | Turn-on Delay Time  | $V_{\text{DD}}=15\text{V}; I_D=3\text{A}$<br>$V_{\text{gen}}=5\text{V}; R_{\text{gen}}=2.2\text{K}\Omega$            |     | 0.80 | 2.5  | $\mu\text{s}$ |
| $t_r$               | Rise Time           |  |     | 3.7  | 7.5  | $\mu\text{s}$ |
| $t_{\text{d(off)}}$ | Turn-off Delay Time |  |     | 2.6  | 7.5  | $\mu\text{s}$ |
| $t_f$               | Fall Time           |  |     | 2.3  | 7.0  | $\mu\text{s}$ |

**Table 15. Switching ( $T_j=25^\circ\text{C}$ , unless otherwise specified)**

|                                     |                       |   |  |     |  |                        |
|-------------------------------------|-----------------------|---|--|-----|--|------------------------|
| $(\text{d}I/\text{d}t)_{\text{on}}$ | Turn-on Current Slope | $V_{\text{DD}}=15\text{V}$ ; $I_D=3\text{A}$<br>$V_{\text{gen}}=5\text{V}$<br>$R_{\text{gen}}=R_{\text{IN MINn}}=220\Omega$ |  | 3.0 |  | $\text{A}/\mu\text{s}$ |
| $Q_i$                               | Total Input Charge    | $V_{\text{DD}}=12\text{V}$ ; $I_D=3\text{A}$ ; $V_{\text{IN}}=5\text{V}$<br>$I_{\text{gen}}=2.13\text{mA}$                  |  | 9.0 |  | $\text{nC}$            |

**Table 16. Source drain diode**


| Symbol                | Parameter                | Test Conditions  | Min | Typ | Max | Unit        |
|-----------------------|--------------------------|--|-----|-----|-----|-------------|
| $V_{\text{SD}}^{(1)}$ | Forward On Voltage       | $I_{\text{SD}}=1.5\text{A}$ ; $V_{\text{IN}}=0\text{V}$  |     | 0.8 |     | $\text{V}$  |
| $t_{\text{rr}}$       | Reverse Recovery Time    | $I_{\text{SD}}=1.5\text{A}$ ; $\text{d}I/\text{d}t=12\text{A/ms}$<br>$V_{\text{DD}}=30\text{V}$ ; $L=200\mu\text{H}$ |     | 400 |     | $\text{ns}$ |
| $Q_{\text{rr}}$       | Reverse Recovery Charge  |  |     | 200 |     | $\text{nC}$ |
| $I_{\text{RRM}}$      | Reverse Recovery Current |  |     | 1.0 |     | $\text{A}$  |

1. Pulsed: Pulse duration =  $300\mu\text{s}$ , duty cycle 1.5%


**Table 17. Protection and diagnostics ( $-40^{\circ}\text{C} < T_j < 150^{\circ}\text{C}$ , unless otherwise specified)**

| Symbol            | Parameter                     | Test Conditions   | Min | Typ | Max | Unit               |
|-------------------|-------------------------------|---|-----|-----|-----|--------------------|
| $I_{\text{lim}}$  | Drain Current Limit           | $V_{\text{IN}}=5\text{V}; V_{\text{DS}}=13\text{V}$   | 6   | 8.5 | 12  | A                  |
| $t_{\text{dlim}}$ | Step Response Current Limit   | $V_{\text{IN}}=5\text{V}; V_{\text{DS}}=13\text{V}$   |     | 10  |     | $\mu\text{s}$      |
| $T_{jsh}$         | Overtemperature Shutdown      |   | 150 | 175 | 200 | $^{\circ}\text{C}$ |
| $T_{jrs}$         | Overtemperature Reset         |   | 135 |     |     | $^{\circ}\text{C}$ |
| $I_{\text{gf}}$   | Fault Sink Current            | $V_{\text{IN}}=5\text{V}; V_{\text{DS}}=13\text{V}; T_j=T_{jsh}$  | 10  | 15  | 20  | mA                 |
| $E_{\text{as}}$   | Single Pulse Avalanche Energy | starting $T_j=25^{\circ}\text{C}; V_{\text{DD}}=24\text{V}$<br>$V_{\text{IN}}=5\text{V}; R_{\text{gen}}=R_{\text{IN MINn}}=220\Omega;$<br>$L=24\text{mH}$ | 100 |     |     | mJ                 |


**Figure 18. Static drain source on resistance**




**Figure 19. Derating curve**









**Figure 20. Transconductance**




**Figure 21. Transfer characteristics**




**Figure 22. Input voltage vs. input charge****Figure 23. Capacitance variations****Figure 24. Output characteristics****Figure 25. Step response current limit****Figure 26. Source-drain diode forward characteristics****Figure 27. Static drain-source on resistance vs. Id**


**Figure 28. Static drain-source on resistance vs. input voltage**




**Figure 29. Static drain-source on resistance vs. input voltage**




**Figure 30. Normalized input threshold voltage vs. temperature**



**Figure 31. Normalized on resistance vs. temperature**




**Figure 32. Current limit vs. junction temperature**



## 4 Application information

**Figure 33. Typical application schematic**



**Figure 34. Recommended motor operation**






Figure 35. Waveforms



## 4.1 Maximum demagnetization energy ( $V_{CC} = 13.5V$ )

**Figure 36. Maximum turn off current versus load inductance**




**Note:** Values are generated with  $R_L=0\Omega$

In the case of repetitive pulses,  $T_{Jstart}$  (at beginning of each demagnetization) of every pulse must not exceed the temperature specified above for curves B and C.


## 5 Package and thermal data

### 5.1 SO-28 thermal data


**Figure 37.** SO-28 PC board



**Figure 38.** Chipset configuration



**Figure 39.** Auto and mutual Rthj-amb vs PCB copper area in open box free air condition<sup>(a)</sup>



a. See [Figure 38](#). For more detailed information see [Table 18](#) and [Table 19](#).

**Table 18. Thermal calculations in clockwise and anti-clockwise operation in steady-state mode**

| <b>HS<sub>1</sub></b> | <b>HS<sub>2</sub></b> | <b>LS<sub>3</sub></b> | <b>LS<sub>4</sub></b> | <b>T<sub>jHS12</sub></b>   | <b>T<sub>jLS3</sub></b>  | <b>T<sub>jLS4</sub></b>  |
|-----------------------|-----------------------|-----------------------|-----------------------|--|--|--|
| ON                    | OFF                   | OFF                   | ON                    | P <sub>dHS1</sub> × R <sub>thHS</sub> + P <sub>dLS4</sub> × R <sub>thHSLs</sub> + T <sub>amb</sub> | P <sub>dHS1</sub> × R <sub>thHSLs</sub> + P <sub>dLS4</sub> × R <sub>thLSLs</sub> + T <sub>amb</sub> | P <sub>dHS1</sub> × R <sub>thHSLs</sub> + P <sub>dLS4</sub> × R <sub>thLS</sub> + T <sub>amb</sub>   |
| OFF                   | ON                    | ON                    | OFF                   | P <sub>dHS2</sub> × R <sub>thHS</sub> + P <sub>dLS3</sub> × R <sub>thHSLs</sub> + T <sub>amb</sub> | P <sub>dHS2</sub> × R <sub>thHSLs</sub> + P <sub>dLS3</sub> × R <sub>thLS</sub> + T <sub>amb</sub>   | P <sub>dHS2</sub> × R <sub>thHSLs</sub> + P <sub>dLS3</sub> × R <sub>thLSLs</sub> + T <sub>amb</sub> |

**Table 19. Thermal resistances definitions<sup>(1)</sup>**

|   |  |
|---|--|
| <b>R<sub>thHS</sub> = R<sub>thHS1</sub> = R<sub>thHS2</sub></b>         | High side chip thermal resistance junction to ambient (HS <sub>1</sub> or HS <sub>2</sub> in ON state) |
| <b>R<sub>thLS</sub> = R<sub>thLS3</sub> = R<sub>thLS4</sub></b>         | Low side chip thermal resistance junction to ambient   |
| <b>R<sub>thHSLs</sub> = R<sub>thHS1LS4</sub> = R<sub>thHS2LS3</sub></b> | Mutual thermal resistance junction to ambient between high side and low side chips                     |
| <b>R<sub>thLSLs</sub> = R<sub>thLS3LS4</sub></b>                        | Mutual thermal resistance junction to ambient between low side chips                                   |

1. values dependent on PCB heatsink area

**Table 20. Single pulse thermal impedance definitions<sup>(1)</sup>**



|   |   |
|---|---|
| <b>Z<sub>thHS</sub></b>   | High Side Chip Thermal Impedance Junction to Ambient                              |
| <b>Z<sub>thLS</sub> = Z<sub>thLS3</sub> = Z<sub>thLS4</sub></b>           | Low Side Chip Thermal Impedance Junction to Ambient                               |
| <b>Z<sub>thHSLs</sub> = Z<sub>thHS12LS3</sub> = Z<sub>thHS12LS4</sub></b> | Mutual Thermal Impedance Junction to Ambient between High Side and Low Side Chips |
| <b>Z<sub>thLSLs</sub> = Z<sub>thLS3LS4</sub></b>                          | Mutual Thermal Impedance Junction to Ambient between Low Side Chips               |

1. values dependent on PCB heatsink area

**Table 21. Thermal calculations in transient mode<sup>(1)</sup>**


|                          |   |
|--------------------------|---|
| <b>T<sub>jHS12</sub></b> | Z <sub>thHS</sub> × P <sub>dHS12</sub> + Z <sub>thHSLs</sub> × (P <sub>dLS3</sub> + P <sub>dLS4</sub> ) + T <sub>amb</sub>                    |
| <b>T<sub>jLS3</sub></b>  | Z <sub>thHSLs</sub> × P <sub>dHS12</sub> + Z <sub>thLS</sub> × P <sub>dLS3</sub> + Z <sub>thLSLs</sub> × P <sub>dLS4</sub> + T <sub>amb</sub> |
| <b>T<sub>jLS4</sub></b>  | Z <sub>thHSLs</sub> × P <sub>dHS12</sub> + Z <sub>thLSLs</sub> × P <sub>dLS3</sub> + Z <sub>thLS</sub> × P <sub>dLS4</sub> + T <sub>amb</sub> |

1. Calculation is valid in any dynamic operating condition. Pd values set by user.

**Figure 40.** SO-28 HSD thermal impedance junction ambient single pulse**Figure 41.** SO-28 LSD thermal impedance junction ambient single pulse**Pulse Calculation Formula**

$$Z_{TH\delta} = R_{TH} \cdot \delta + Z_{THtp}(1 - \delta)$$

where  $\delta = t_p/T$

**Figure 42.** Thermal fitting model of an H-Bridge in SO-28**Table 22.** Thermal parameters<sup>(1)</sup>

| Area/island (cm <sup>2</sup> ) | Footprint | 1     | 2     | 6     |
|--------------------------------|-----------|-------|-------|-------|
| R1 (°C/W)                      | 1         |       |       |       |
| R2 (°C/W)                      | 1.8       |       |       |       |
| R3 (°C/W)                      | 3.5       |       |       |       |
| R4 (°C/W)                      | 13.5      |       |       |       |
| R5 (°C/W)                      | 10.5      |       |       |       |
| R6 (°C/W)                      | 62.28     | 52.28 | 44.28 | 32.28 |
| R7 (°C/W)                      | 1         |       |       |       |
| R8 (°C/W)                      | 1.8       |       |       |       |
| R9 (°C/W)                      | 0.24      |       |       |       |
| R10 (°C/W)                     | 1.2       |       |       |       |
| R11 (°C/W)                     | 3.5       |       |       |       |
| R12 (°C/W)                     | 15.2      |       |       |       |
| R13 (°C/W)                     | 10.5      |       |       |       |
| R14 (°C/W)                     | 62.28     | 52.28 | 44.28 | 32.28 |
| R15 (°C/W)                     | 0.24      |       |       |       |
| R16 (°C/W)                     | 1.2       |       |       |       |
| R17 (°C/W)                     | 3.5       |       |       |       |
| R18 (°C/W)                     | 15.5      |       |       |       |
| R19 (°C/W)                     | 10.5      |       |       |       |
| R20 (°C/W)                     | 16.5      | 10.5  | 0.2   |       |

**Table 22. Thermal parameters<sup>(1)</sup>**

|              |         |       |       |       |
|--------------|---------|-------|-------|-------|
| R20 (°C/W)   | 62.28   | 52.28 | 44.28 | 32.28 |
| R21 (°C/W)   | 150     |       |       |       |
| R22 (°C/W)   | 150     |       |       |       |
| R23 (°C/W)   | 150     |       |       |       |
| R24 (°C/W)   | 150     | 52.28 | 44.28 | 32.28 |
| C1 (W·s/°C)  | 0.0008  |       |       |       |
| C2 (W·s/°C)  | 0.001   |       |       |       |
| C3 (W·s/°C)  | 0.008   |       |       |       |
| C5 (W·s/°C)  | 0.2     |       |       |       |
| C6 (W·s/°C)  | 1.6     | 1.61  | 1.7   | 3.25  |
| C7 (W·s/°C)  | 0.0008  |       |       |       |
| C8 (W·s/°C)  | 0.001   |       |       |       |
| C9 (W·s/°C)  | 0.00015 |       |       |       |
| C10 (W·s/°C) | 0.0005  |       |       |       |
| C11 (W·s/°C) | 0.008   |       |       |       |
| C13 (W·s/°C) | 0.2     |       |       |       |
| C14 (W·s/°C) | 1.6     | 1.61  | 1.7   | 3.25  |
| C15 (W·s/°C) | 0.00015 |       |       |       |
| C16 (W·s/°C) | 0.0005  |       |       |       |
| C17 (W·s/°C) | 0.008   |       |       |       |
| C19 (W·s/°C) | 0.2     |       |       |       |
| C20 (W·s/°C) | 1.6     | 1.61  | 1.7   | 3.25  |

1. A blank space means that the value is the same as the previous one


## 6 Package mechanical


### 6.1 SO-28 mechanical data

Table 23. SO-28 mechanical data

| Symbol | millimeters |       |       |
|--------|-------------|-------|-------|
|        | Min         | Typ   | Max   |
| A      |             |       | 2.65  |
| a1     | 0.10        |       | 0.30  |
| b      | 0.35        |       | 0.49  |
| b1     | 0.23        |       | 0.32  |
| C      |             | 0.50  |       |
| c1     | 45° (typ.)  |       |       |
| D      | 17.7        |       | 18.1  |
| E      | 10.00       |       | 10.65 |
| e      |             | 1.27  |       |
| e3     |             | 16.51 |       |
| F      | 7.40        |       | 7.60  |
| L      | 0.40        |       | 1.27  |
| S      | 8° (max.)   |       |       |

Figure 43. SO-28 package dimensions



**Figure 44. SO-28 tube shipment (no suffix)**


|                           |      |
|---------------------------|------|
| Base Q.ty                 | 28   |
| Bulk Q.ty                 | 700  |
| Tube length ( $\pm 0.5$ ) | 532  |
| A                         | 3.5  |
| B                         | 13.8 |
| C ( $\pm 0.1$ )           | 0.6  |


**Figure 45. Tape and reel shipment (suffix "TR")**

**TAPE DIMENSIONS**

According to Electronic Industries Association (EIA) Standard 481 rev. A, Feb. 1986

|                   |                   |     |
|-------------------|-------------------|-----|
| Tape width        | W                 | 16  |
| Tape Hole Spacing | P0 ( $\pm 0.1$ )  | 4   |
| Component Spacing | P                 | 12  |
| Hole Diameter     | D ( $\pm 0.1/0$ ) | 1.5 |
| Hole Diameter     | D1 (min)          | 1.5 |
| Hole Position     | F ( $\pm 0.05$ )  | 7.5 |
| Compartment Depth | K (max)           | 6.5 |
| Hole Spacing      | P1 ( $\pm 0.1$ )  | 2   |


All dimensions are in mm.



User Direction of Feed

**REEL DIMENSIONS**

|                 |      |
|-----------------|------|
| Base Q.ty       | 1000 |
| Bulk Q.ty       | 1000 |
| A (max)         | 330  |
| B (min)         | 1.5  |
| C ( $\pm 0.2$ ) | 13   |
| F               | 20.2 |
| G (+ 2 / -0)    | 16.4 |
| N (min)         | 60   |
| T (max)         | 22.4 |



User Direction of Feed

Start

Empty components pockets sealed with cover tape.

User direction of feed

## 7 Revision history

**Table 24. Document revision history**

| Date        | Revision | Changes   |
|-------------|----------|---|
| June-2006   | 1        | Initial release.  |
| 16-Feb-2007 | 2        | <p>Reformatted.</p> <p><i>Table 6: Power section</i> updated.</p> <p><i>Table 7: Switching (VCC=13V)</i> updated.</p> <p><i>Table 10: Current sense (8V&lt;VCC&lt;16V)</i> updated.</p> <p><i>Table 13: On</i> updated.</p> <p><i>Table 15: Switching (Tj=25°C, unless otherwise specified)</i> updated.</p> <p>Characteristic curves for high side and low side switches added.</p> <p><i>Figure 38: Chipset configuration</i> updated.</p> <p><i>Figure 39: Auto and mutual Rthj-amb vs PCB copper area in open box free air condition</i> added.</p> <p><i>Figure 40: SO-28 HSD thermal impedance junction ambient single pulse</i>, <i>Figure 41: SO-28 LSD thermal impedance junction ambient single pulse</i> and <i>Figure 42: Thermal fitting model of an H-Bridge in SO-28</i> added.</p> <p><i>Figure 22: Thermal parameters</i> added.</p> <p>High-side and low-side characteristic curves added.</p> <p><i>Figure 35: Waveforms</i> added.</p> <p><i>Section 4.1: Maximum demagnetization energy (V<sub>CC</sub> = 13.5V)</i> added.</p> <p><i>Figure 33: Typical application schematic</i> added.</p> <p><i>Table 10: Current sense (8V&lt;VCC&lt;16V)</i> K<sub>0</sub>, K<sub>1</sub>, K<sub>2</sub> and K<sub>3</sub> values updated.</p> |

**Please Read Carefully:**

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

**UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.**

**UNLESS EXPRESSLY APPROVED IN WRITING BY AN AUTHORIZED ST REPRESENTATIVE, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.**

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2007 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan -  
Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

[www.st.com](http://www.st.com)

