



UCC21521

SLUSCO3-OCTOBER 2016

UCC21521 4-A, 6-A, 5.7-kV_{RMS} Isolated Dual-Channel Gate Driver with Enable

Technical

Documents

Sample &

Buy

1 Features

- Universal: Dual Low-Side, Dual High-Side or Half-Bridge Driver
- Operating Temperature Range –40 to +125°C
- Switching Parameters:
 - 19-ns Typical Propagation Delay
 - 10-ns Minimum Pulse Width
 - 5-ns Maximum Delay Matching
 - 5-ns Maximum Pulse-Width Distortion
- Common-Mode Transient Immunity (CMTI) Greater than 100 V/ns
- Surge Immunity up to 12.8 kV
- Isolation Barrier Life >40 Years
- 4-A Peak Source, 6-A Peak Sink Output
- TTL and CMOS Compatible Inputs
- 3-V to 18-V Input VCCI Range to Interface with Both Digital and Analog Controllers
- Up to 25-V VDD Output Drive Supply
 5-V, 8-V, 12-V VDD UVLO Options
- Programmable Overlap and Dead Time
- Rejects Input Pulses and Noise Transients Shorter than 5 ns
- Fast Enable for Power Sequencing
- Wide Body SOIC-16 (DW) Package
- Safety-Related and Regulatory Approvals:
 - 8000-V_{PK} Isolation per DIN V VDE V 0884-10 (VDE V0884-10):2006-12
 - 5700-V_{RMS} Isolation for 1 Minute per UL 1577
 - CSA Component Acceptance Notice 5A, IEC 60950-1 and IEC 60601-1 End Equipment Standards (Planned)
 - CQC Certification per GB4943.1-2011 (Planned)

2 Applications

- Isolated Converters in Offline AC-to-DC Power Supplies
- Server, Telecom, IT and Industrial Infrastructures
- Motor Drive and DC-to-AC Solar Inverters
- LED Lighting
- Inductive Heating
- Uninterruptible Power Supply (UPS)
- HEV and BEV Battery Chargers

3 Description

Tools &

Software

The UCC21521 is an isolated dual-channel gate driver with 4-A source and 6-A sink peak current. It is designed to drive power MOSFETs, IGBTs, and SiC MOSFETs up to 5-MHz with best-in-class propagation delay and pulse-width distortion.

Support &

Community

20

The input side is isolated from the two output drivers by a 5.7-kV_{RMS} reinforced isolation barrier, with a minimum of 100-V/ns common-mode transient immunity (CMTI). Internal functional isolation between the two secondary-side drivers allows a working voltage of up to 1500 V_{DC}.

This driver can be configured as two low-side drivers, two high-side drivers, or a half-bridge driver with programmable dead time (DT). The EN pin pulled low shuts down both outputs simultaneously and allows for normal operation when left open or pulled high. As a fail-safe measure, primary-side logic failures force both outputs low.

The device accepts VDD supply voltages up to 25 V. A wide input VCCI range from 3 V to 18 V makes the driver suitable for interfacing with both analog and digital controllers. All the supply voltage pins have under voltage lock-out (UVLO) protection.

With all these advanced features, the UCC21521 enables high efficiency, high power density, and robustness in a wide variety of power applications.

Device Information ⁽¹⁾					
PART NUMBER PACKAGE BODY SIZE (NOM)					
UCC21521ADW	DW SOIC (16)	10.30 mm × 7.50 mm			
UCC21521DW	DW SOIC (16)	10.30 mm × 7.50 mm			
UCC21521CDW	DW SOIC (16)	10.30 mm × 7.50 mm			

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Functional Block Diagram



æ

An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications, intellectual property matters and other important disclaimers. PRODUCTION DATA.

TEXAS INSTRUMENTS

www.ti.com

Table of Contents

1	Features 1					
2	Applications 1					
3	Description1					
4	Rev	ision History 2				
5	Pin	Configuration and Functions 3				
6	Spe	cifications				
	6.1	Absolute Maximum Ratings 4				
	6.2	ESD Ratings 4				
	6.3	Recommended Operating Conditions 4				
	6.4	Thermal Information 5				
	6.5	Power Ratings 5				
	6.6	Insulation Specifications 6				
	6.7	Safety-Related Certifications7				
	6.8	Safety-Limiting Values7				
	6.9	Electrical Characteristics				
	6.10	Switching Characteristics 9				
	6.11	Insulation Characteristics Curves 10				
	6.12	Typical Characteristics 11				
7	Para	ameter Measurement Information 16				
	7.1	Propagation Delay and Pulse Width Distortion 16				
	7.2	Rising and Falling Time 16				
	7.3	Input and Enable Response Time 16				
	7.4	Programable Dead Time 17				

	7.5	CMTI Testing	. 17
8	Deta	iled Description	18
	8.1	Overview	. 18
	8.2	Functional Block Diagram	. 18
	8.3	Feature Description	. 19
	8.4	Device Functional Modes	. 23
9	Арр	lication and Implementation	25
	9.1	Application Information	
	9.2	Typical Application	. 25
10	Pow	ver Supply Recommendations	36
11	Lay	out	37
	11.1	Layout Guidelines	. 37
	11.2	Layout Example	
12	Dev	ice and Documentation Support	40
	12.1		
	12.2	Certifications	. 40
	12.3	Receiving Notification of Documentation Updates	; <mark>40</mark>
	12.4	Community Resources	. 40
	12.5	Trademarks	. 40
	12.6	Electrostatic Discharge Caution	. 40
	12.7	Glossary	. 40
13		hanical, Packaging, and Orderable	
	Info	rmation	40

4 Revision History

DATE	REVISION	NOTES
October 2016	*	Initial Release



5 Pin Configuration and Functions



Pin Functions

PIN		I/O ⁽¹⁾	DESCRIPTION
NAME	NO.	1/01/	DESCRIPTION
			Programmable dead time function.
DT	6	I	Tying DT to VCCI allows the outputs to overlap. Leaving DT open sets the dead time to <15 ns. Placing a 500- Ω to 500- $k\Omega$ resistor (R _{DT}) between DT and GND adjusts dead time according to: DT (in ns) = 10 x R _{DT} (in $k\Omega$). It is recommended to parallel a ceramic capacitor, 2.2nF or above, with R _{DT} to achieve better noise immunity.
EN	5	I	Enable both driver outputs if asserted high or left open, disable the output if set low. This pin is pulled high internally if left open. It is recommended to tie this pin to VCCI if not used to achieve better noise immunity.
GND	4	Р	Primary-side ground reference. All signals in the primary side are referenced to this ground.
INA	1	I	Input signal for A channel. INA input has a TTL/CMOS compatible input threshold. This pin is pulled low internally if left open. It is recommended to tie this pin to ground if not used to achieve better noise immunity.
INB	2	I	Input signal for B channel. INB input has a TTL/CMOS compatible input threshold. This pin is pulled low internally if left open. It is recommended to tie this pin to ground if not used to achieve better noise immunity.
NC	7	-	No connection.
NC	12	-	No connection.
NC	13	-	No connection.
OUTA	15	0	Output of driver A. Connect to the gate of the A channel FET or IGBT.
OUTB	10	0	Output of driver B. Connect to the gate of the B channel FET or IGBT.
VCCI	3	Р	Primary-side supply voltage. Locally decoupled to GND using a low ESR/ESL capacitor located as close to the device as possible.
VCCI	8	Р	Primary-side supply voltage. This pin is internally shorted to pin 3.
VDDA	16	Р	Secondary-side power for driver A. Locally decoupled to VSSA using a low ESR/ESL capacitor located as close to the device as possible.
VDDB	11	Р	Secondary-side power for driver B. Locally decoupled to VSSB using low ESR/ESL capacitor located as close to the device as possible.
VSSA	14	Р	Ground for secondary-side driver A. Ground reference for secondary side A channel.
VSSB	9	Р	Ground for secondary-side driver B. Ground reference for secondary side B channel.

(1) P =Power, G= Ground, I= Input, O= Output

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT
Input bias pin supply voltage	VCCI to GND	-0.3	20	V
Driver bias supply	VDDA-VSSA, VDDB-VSSB	-0.3	30	V
	OUTA to VSSA, OUTB to VSSB	-0.3	V _{VDDA} +0.3, V _{VDDB} +0.3	V
Output signal voltage	OUTA to VSSA, OUTB to VSSB, Transient for 200 ns	-2	V _{VDDA} +0.3, V _{VDDB} +0.3	V
	INA, INB, EN, DT to GND	-0.3	V _{VCCI} +0.3	V
Input signal voltage	INA, INB Transient for 50ns	-5	V _{VCCI} +0.3	V
Channel to channel voltage	VSSA-VSSB, VSSB-VSSA		1500	V
Junction temperature, T _J ⁽²⁾	·	-40	150	°C
Storage temperature, T _{stg}		-65	150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) To maintain the recommended operating conditions for T_J , see the Thermal Information.

6.2 ESD Ratings

			VALUE	UNIT
		Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±4000	
V _(ESD)	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 $^{\left(2\right) }$	±1500	V

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

Over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
VCCI	VCCI Input supply voltage	VCCI Input supply voltage		18	V
		5-V UVLO version - UCC21521ADW	6.5	25	V
VDDA, VDDB	Driver output bias supply	8-V UVLO version - UCC21521DW	9.2	25	V
1000		12-V UVLO version - UCC21521CDW	14.7	25	V
T _A	Ambient Temperature		-40	125	°C
TJ	Junction Temperature		-40	130	°C

6.4 Thermal Information

	THERMAL METRIC ⁽¹⁾	UCC21521	UNIT
		DW-16 (SOIC)	UNIT
$R_{ hetaJA}$	Junction-to-ambient thermal resistance	78.1	°C/W
R _{0JC(top)}	Junction-to-case (top) thermal resistance	11.1	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	48.4	°C/W
τιΨ	Junction-to-top characterization parameter	12.5	°C/W
Ψјв	Junction-to-board characterization parameter	48.4	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

6.5 Power Ratings

			VALUE	UNIT
PD	Power dissipation by UCC21521		1.05	W
P _{DI}	Power dissipation by transmitter side of UCC21521 VCCI = 18 V, VDDA/B = 12 V, INA/B = 3.3 V, 3 MHz 50% duty cycle square wave 1-nF			W
P_{DA},P_{DB}	Power dissipation by each driver side of UCC21521	load	0.5	W

6.6 Insulation Specifications

	PARAMETER	TEST CONDITIONS	VALUE	UNIT
CLR	External clearance ⁽¹⁾	Shortest terminal to terminal distance through air	> 8	mm
CPG	External creepage ⁽¹⁾	Shortest terminal to terminal distance across the package surface	> 8	mm
JTI	Distance through insulation	Distance through internal isolation (internal clearance)	>21	μm
СТІ	Comparative tracking index	DIN EN 60112 (VDE 0303-11); IEC 60112	> 600	V
	Material group	According to IEC 60664-1	I	
	Overvoltage category per	Rated mains voltage ≤ 600 V _{RMS}	I-IV	
	IEC 60664-1	Rated mains voltage ≤ 1000 V _{RMS}	1-111	
din v vde	0884-10 (VDE V 0884-10): 2006-	2012 ⁽²⁾		
V _{IORM}	Maximum repetitive peak isolation voltage	AC voltage (bipolar)	2121	V _{PK}
N/	Maximum isolation working	Time dependent dielectric breakdown (TDDB) test, (See	1500	V _{RMS}
V _{IOWM}	voltage	Figure 1)	2121	V_{DC}
V _{IOTM}	Maximum transient isolation voltage	$V_{\text{TEST}} = V_{\text{IOTM}}$ t = 60 sec (qualification) t = 1 sec (100% production)	8000	V _{PK}
V _{IOSM}	Maximum surge isolation voltage ⁽³⁾	Test method per IEC 60065, 1.2/50 μs waveform, V_{TEST} = 1.6 x V_{IOSM} = 12800 V_{PK} (qualification)	8000	V _{PK}
		Method a, After Input/Output safety test subgroup 2/3. $V_{ini} = V_{IOTM}$, $t_{ini} = 60s$;	<5	
		$V_{pd(m)} = 1.2 \text{ X } V_{IORM} = 2545 \text{ V}_{PK}, t_m = 10s$	<5	
		Method a, After environmental tests subgroup 1. $V_{ini} = V_{IOTM}$, $t_{ini} = 60s$;		
q _{pd}	Apparent charge ⁽⁴⁾	$V_{pd(m)} = 1.6 \text{ X } V_{IORM} = 3394 \text{ V}_{PK}, t_m = 10s$	<5	pC
		$ \begin{array}{l} \mbox{Method b1; At routine test (100\% production) and} \\ \mbox{Preconditioning (type test)} \\ \mbox{V}_{ini} = \mbox{V}_{IOTM}; t_{ini} = 1s; \\ \mbox{V}_{pd(m)} = 1.875 * \mbox{V}_{IORM} = 3977 \ \mbox{V}_{PK}, t_m = 1s \end{array} $	<5	
C _{IO}	Barrier capacitance, input to output ⁽⁵⁾	V _{IO} = 0.4 sin (2πft), f =1 MHz	1.2	pF
		$V_{IO} = 500 \text{ V at } T_A = 25^{\circ}\text{C}$	> 10 ¹²	
۲ _{IO}	Isolation resistance, input to	$V_{IO} = 500 \text{ V at } 100^{\circ}\text{C} \le T_{A} \le 125^{\circ}\text{C}$	> 10 ¹¹	Ω
	output	V _{IO} = 500 V at T _S =150°C	> 10 ⁹	
	Pollution degree		2	
	Climatic category		40/125/21	
UL 1577		· ·	I	
V _{ISO}	Withstand isolation voltage	$V_{\text{TEST}} = V_{\text{ISO}} = 5700 V_{\text{RMS}}, t = 60 \text{ sec.}$ (qualification), $V_{\text{TEST}} = 1.2 \times V_{\text{ISO}} = 6840 V_{\text{RMS}}, t = 1 \text{ sec} (100\% \text{ production})$	5700	V _{RMS}

(1) Creepage and clearance requirements should be applied according to the specific equipment isolation standards of an application. Care should be taken to maintain the creepage and clearance distance of a board design to ensure that the mounting pads of the isolator on the printed-circuit board do not reduce this distance. Creepage and clearance on a printed-circuit board become equal in certain cases. Techniques such as inserting grooves and/or ribs on a printed circuit board are used to help increase these specifications.

(2) This coupler is suitable for basic electrical insulation only within the maximum operating ratings. Compliance with the safety ratings shall be ensured by means of suitable protective circuits.

(3) Testing is carried out in air or oil to determine the intrinsic surge immunity of the isolation barrier.

(4) Apparent charge is electrical discharge caused by a partial discharge (pd).

(5) All pins on each side of the barrier tied together creating a two-terminal device.



6.7 Safety-Related Certifications

VDE	CSA	UL	CQC
Certified according to DIN VDE V 0884-10 (VDE V 0884-10):2006- 12 and DIN EN 60950-1 (VDE 0805 Teil 1):2011- 01	Approved under CSA Component Acceptance Notice 5A, IEC 60950-1 and IEC 60601-1	Certified according to UL 1577 Component Recognition Program	Certified according to GB 4943.1- 2011
$\begin{array}{c} \mbox{Reinforced Insulation} \\ \mbox{Maximum Transient} \\ \mbox{Isolation voltage, 8000} \\ \mbox{V}_{PK} ; \mbox{Maximum Repetitive} \\ \mbox{Peak Isolation Voltage,} \\ \mbox{2121 } \mbox{V}_{PK} ; \mbox{Maximum Surge Isolation Voltage,} \\ \mbox{8000 } \mbox{V}_{PK} \end{array}$	Reinforced insulation per CSA 60950-1- 07+A1+A2 and IEC 60950-1 2nd Ed.	Single protection, 5700 V_{RMS}	Reinforced Insulation, Altitude ≤ 5000 m, Tropical Climate
Certification number: 40040142	Agency Qualification Planned	File number: E181974	Agency Qualification Planned

6.8 Safety-Limiting Values

Safety limiting intends to prevent potential damage to the isolation barrier upon failure of input or output circuitry. A failure of the I/O can allow low resistance to ground or the supply and, without current limiting, dissipate sufficient power to overheat the die and damage the isolation barrier potentially leading to secondary system failures.

	PARAMETER	TEST CONDITIONS	SIDE	MIN	TYP	MAX	UNIT
I _S	Safety output supply current	$R_{\theta JA} = 78.1^{\circ}C/W$, VDDA/B = 12 V ⁽¹⁾ , T _A = 25°C, T _J = 150°C See Figure 2	DRIVER A, DRIVER B			64	mA
	current	$R_{0,JA} = 78.1^{\circ}C/W, VDDA/B = 25 V^{(1)}, T_A = 25^{\circ}C, T_J = 150^{\circ}C$	DRIVER A, DRIVER B			31	mA
			INPUT			50	
Б	Cofety evenly newer	R _{θJA} = 78.1°C/W, T _A = 25°C, T _J = 150°C	DRIVER A			775	mW
Ps	Safety supply power	See Figure 3	DRIVER B			775	mvv
			TOTAL			1600	
Τ _S	Safety temperature					150	°C

(1) VDDA=VDDB=12V is used for the test condition of 5V and 8V UVLO, and VDDA=VDDB=25V is used for 12V UVLO.

The maximum safety temperature is the maximum junction temperature specified for the device. The power dissipation and junction-to-air thermal impedance of the device installed in the application hardware determines the junction temperature. The assumed junction-to-air thermal resistance in the *Thermal Information* table is that of a device installed on a High-K test board for leaded surface mount packages. The power is the recommended maximum input voltage times the current. The junction temperature is then the ambient temperature plus the power times the junction-to-air thermal resistance.

6.9 Electrical Characteristics

 $V_{VCCI} = 3.3 \text{ V or } 5 \text{ V}, 0.1 \text{-}\mu\text{F}$ capacitor from VCCI to GND, $V_{VDDA} = V_{VDDB} = 12 \text{ V or } 15V^{(1)}, 1 \text{-}\mu\text{F}$ capacitor from VDDA and VDDB to VSSA and VSSB, $T_A = -40^{\circ}\text{C}$ to $+125^{\circ}\text{C}$, (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY CUP	RENTS					
I _{VCCI}	VCCI quiescent current	$V_{INA} = 0 V, V_{INB} = 0 V$		1.5	2.0	mA
I _{VDDA} , I _{VDDB}	VDDA and VDDB quiescent current	$V_{INA} = 0 V, V_{INB} = 0 V$		1.0	1.8	mA
I _{VCCI}	VCCI per channel operating current	f = 500 kHz, C _{OUT} = 100 pF		2.0		mA
I _{VDDA} ,	VDDA and VDDB operating current	f = 500 kHz, C _{OUT} = 100 pF, VDD=12V		2.5		mA
I _{VDDB}	VDDA and VDDB operating current	f = 500 kHz, C _{OUT} = 100 pF, VDD=15V		3.0		mA
SUPPLY VOL	TAGE UNDERVOLTAGE THRESHOL	DS				
V _{VCCI_ON}	Rising threshold		2.55	2.7	2.85	V
V _{VCCI_OFF}	Falling threshold VCCI_OFF		2.35	2.5	2.65	V
V _{VCCI_HYS}	Threshold hysteresis			0.2		V
	W UVLO THRESHOLDS (5-V UVLO	VERSION)				
V _{VDDA_ON} , V _{VDDB_ON}	Rising threshold VDDA_ON, VDDB_ON		5.2	5.8	6.3	V
V _{VDDA_OFF} , V _{VDDB_OFF}	Falling threshold VDDA_OFF, VDDB_OFF		4.9	5.5	6	V
V _{VDDA_HYS} , V _{VDDB_HYS}	Threshold hysteresis			0.3		V
UCC21521DV	V UVLO THRESHOLDS (8-V UVLO VE	ERSION)				
V _{VDDA_ON} , V _{VDDB_ON}	Rising threshold VDDA_ON, VDDB_ON		8	8.5	9	V
V _{VDDA_OFF} , V _{VDDB_OFF}	Falling threshold VDDA_OFF, VDDB_OFF		7.5	8	8.5	V
V _{VDDA_HYS} , V _{VDDB_HYS}	Threshold hysteresis			0.5		V
UCC21521CE	W UVLO THRESHOLDS (12-V UVLO	VERSION)				
V _{VDDA_ON} , V _{VDDB_ON}	Rising threshold VDDA_ON, VDDB_ON		12.5	13.5	14.5	V
V _{VDDA_OFF} , V _{VDDB_OFF}	Falling threshold VDDA_OFF, VDDB_OFF		11.5	12.5	13.5	V
V _{VDDA_HYS} , V _{VDDB_HYS}	Threshold hysteresis			1.0		V
INA and INB						
V _{INAH} , V _{INBH}	Input high threshold voltage		1.6	1.8	2	V
V _{INAL} , V _{INBL}	Input low threshold voltage		0.8	1	1.2	V
V _{INA_HYS} , V _{INB_HYS}	Input threshold hysteresis			0.8		V
V _{INA} , V _{INB}	Negative transient, ref to GND, 50 ns pulse	Not production tested, bench test only	-5			V
EN THRESHO	DLDS	·			1	
V _{ENH}	Enable high voltage		2.0			V
V _{ENL}	Enable low voltage				0.8	V

(1) VDDA=VDDB=12V is used for the test condition of 5V and 8V UVLO, and VDDA=VDDB=15V is used for 12V UVLO.

EXAS

STRUMENTS

www.ti.com

Copyright © 2016, Texas Instruments Incorporated

Electrical Characteristics (continued)

 V_{VCCI} = 3.3 V or 5 V, 0.1-µF capacitor from VCCI to GND, V_{VDDA} = V_{VDDB} = 12 V or 15V⁽¹⁾, 1-µF capacitor from VDDA and VDDB to VSSA and VSSB, T_A = -40°C to +125°C, (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
OUTPUT					÷	
I _{OA+} , I _{OB+}	Peak output source current	C_{VDD} = 10 µF, C_{LOAD} = 0.18 µF, f = 1 kHz, bench measurement		4		А
I _{OA-} , I _{OB-}	Peak output sink current	C_{VDD} = 10 µF, C_{LOAD} = 0.18 µF, f = 1 kHz, bench measurement		6		А
R _{OHA} , R _{OHB}	Output resistance at high state	$I_{OUT} = -10$ mA, $T_A = 25^{\circ}$ C, R_{OHA} , R_{OHB} do not represent drive pull- up performance. See t_{RISE} in Switching Characteristics and Output Stage for details.		5		Ω
R _{OLA} , R _{OLB}	Output resistance at low state	I_{OUT} = 10 mA, T_A = 25°C		0.55		Ω
V _{OHA} , V _{OHB}	Output voltage at high state	V_{VDDA} , V_{VDDB} = 12 V, I_{OUT} = -10 mA, T_A = 25°C		11.95		V
V _{OLA} , V _{OLB}	Output voltage at low state	V_{VDDA} , V_{VDDB} = 12 V, I_{OUT} = 10 mA, T_A = 25°C		5.5		mV
DEADTIME A	ND OVERLAP PROGRAMMING					
		Pull DT pin to VCCI	Overlap de	termined by IN	A INB	-
Dead time		DT pin is left open, min spec characterized only, tested for outliers	0	8	15	ns
		R _{DT} = 20 kΩ	160	200	240	ns

6.10 Switching Characteristics

 $V_{VCCI} = 3.3 \text{ V or } 5 \text{ V}, 0.1 \text{-}\mu\text{F}$ capacitor from VCCI to GND, $V_{VDDA} = V_{VDDB} = 12 \text{ V or } 15 \text{V}^{(1)}, 1 \text{-}\mu\text{F}$ capacitor from VDDA and VDDB to VSSA and VSSB, $T_A = -40^{\circ}\text{C}$ to $+125^{\circ}\text{C}$, (unless otherwise noted).

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{RISE}	Output rise time, 20% to 80% measured points	C _{OUT} = 1.8 nF		6	16	ns
t _{FALL}	Output fall time, 90% to 10% measured points	C _{OUT} = 1.8 nF		7	12	ns
t _{PWmin}	Minimum pulse width	Output off for less than minimum, $C_{OUT} = 0 \text{ pF}$			20	ns
t _{PDHL}	Propagation delay from INx to OUTx falling edges			19	30	ns
t _{PDLH}	Propagation delay from INx to OUTx rising edges			19	30	ns
t _{PWD}	Pulse width distortion t _{PDLH} – t _{PDHL}				5	ns
t _{DM}	Propagation delays matching between VOUTA, VOUTB	f = 100 kHz			5	ns
CMTI	Static common-mode transient immunity (See CMTI Testing)	Slew rate of GND versus VSSA and VSSB, INA and INB both are tied to GND or VCCI	100			V/ns

(1) VDDA=VDDB=12V is used for the test condition of 5V and 8V UVLO, and VDDA=VDDB=15V is used for 12V UVLO.

6.11 Insulation Characteristics Curves





6.12 Typical Characteristics

VDD = 12 V for 5V and 8V UVLO, VDDA = 15 V for 12V UVLO, VCCI = 3.3 V, T_A = 25°C, No load. (unless otherwise noted)



Copyright © 2016, Texas Instruments Incorporated

TEXAS INSTRUMENTS

www.ti.com

Typical Characteristics (continued)





Typical Characteristics (continued)







Typical Characteristics (continued)

VDD = 12 V for 5V and 8V UVLO, VDDA = 15 V for 12V UVLO, VCCI = 3.3 V, T_A = 25°C, No load. (unless otherwise noted)





UCC21521

www.ti.com

Typical Characteristics (continued)

VDD = 12 V for 5V and 8V UVLO, VDDA = 15 V for 12V UVLO, VCCI = 3.3 V, T_A = 25°C, No load. (unless otherwise noted)



7 Parameter Measurement Information

7.1 Propagation Delay and Pulse Width Distortion

Figure 32 shows how one calculates pulse width distortion (t_{PWD}) and delay matching (t_{DM}) from the propagation delays of channels A and B. It can be measured by ensuring that both inputs are in phase and disabling the dead time function by shorting the DT Pin to VCC.



Figure 32. Overlapping Inputs, Dead Time Disabled

7.2 Rising and Falling Time

Figure 33 shows the criteria for measuring rising (t_{RISE}) and falling (t_{FALL}) times. For more information on how short rising and falling times are achieved see Output Stage



Figure 33. Rising and Falling Time Criteria

7.3 Input and Enable Response Time

Figure 34 shows the response time of the enable function. For more information, see Enable Pin .





7.4 Programable Dead Time

Leaving the DT pin open or tying it to GND through an appropriate resistor (R_{DT}) sets a dead-time interval. For more details on dead time, refer to Programmable Dead Time (DT) Pin .



Figure 35. Dead-Time Switching Parameters

7.5 CMTI Testing

Figure 36 is a simplified diagram of the CMTI testing configuration.



Figure 36. Simplified CMTI Testing Setup

8 Detailed Description

8.1 Overview

In order to switch power transistors rapidly and reduce switching power losses, high-current gate drivers are often placed between the output of control devices and the gates of power transistors. There are several instances where controllers are not capable of delivering sufficient current to drive the gates of power transistors. This is especially the case with digital controllers, since the input signal from the digital controller is often a 3.3-V logic signal capable of only delivering a few mA.

The UCC21521 is a flexible dual gate driver which can be configured to fit a variety of power supply and motor drive topologies, as well as drive several types of transistors, including SiC MOSFETs. UCC21521 has many features that allow it to integrate well with control circuitry and protect the gates it drives such as: resistor-programmable dead time (DT) control, an EN pin, and under voltage lock out (UVLO) for both input and output voltages. The UCC21521 also holds its outputs low when the inputs are left open or when the input pulse is not wide enough. The driver inputs are CMOS and TTL compatible for interfacing to digital and analog power controllers alike. Each channel is controlled by its respective input pins (INA and INB), allowing full and independent control of each of the outputs.

8.2 Functional Block Diagram



Copyright © 2016, Texas Instruments Incorporated

FEXAS



8.3 Feature Description

8.3.1 VDD, VCCI, and Under Voltage Lock Out (UVLO)

The UCC21521 has an internal under voltage lock out (UVLO) protection feature on the supply circuit blocks between the VDD and VSS pins for both outputs. When the VDD bias voltage is lower than V_{VDD_ON} at device start-up or lower than V_{VDD_OFF} after start-up, the VDD UVLO feature holds the effected output low, regardless of the status of the input pins (INA and INB).

When the output stages of the driver are in an unbiased or UVLO condition, the driver outputs are held low by an active clamp circuit that limits the voltage rise on the driver outputs (Illustrated in Figure 37). In this condition, the upper PMOS is resistively held off by R_{Hi-Z} while the lower NMOS gate is tied to the driver output through R_{CLAMP} . In this configuration, the output is effectively clamped to the threshold voltage of the lower NMOS device, typically less than 1.5V, when no bias power is available.



Figure 37. Simplified Representation of Active Pull Down Feature

The VDD UVLO protection has a hysteresis feature (V_{VDD_HYS}). This hysteresis prevents chatter when there is ground noise from the power supply. Also this allows the device to accept small drops in bias voltage, which is bound to happen when the device starts switching and operating current consumption increases suddenly.

The input side of the UCC21521 also has an internal under voltage lock out (UVLO) protection feature. The device isn't active unless the voltage, VCCI, is going to exceed V_{VCCI_ON} on start up. And a signal will cease to be delivered when that pin receives a voltage less than V_{VCCI_OFF} . And, just like the UVLO for VDD, there is hystersis (V_{VCCI_HYS}) to ensure stable operation.



Feature Description (continued)

All versions of the UCC21521 can withstand an absolute maximum of 30 V for VDD, and 20 V for VCCI.

Table 1. UCC21521 VCCI UVLO Feature Logic

CONDITION	INP	UTS	OUTPUTS		
	INA	INB	OUTA	OUTB	
VCCI-GND < V _{VCCI_ON} during device start up	Н	L	L	L	
VCCI-GND < V _{VCCI_ON} during device start up	L	Н	L	L	
VCCI-GND < V _{VCCI_ON} during device start up	Н	Н	L	L	
VCCI-GND < V _{VCCI_ON} during device start up	L	L	L	L	
VCCI-GND < V _{VCCI_OFF} after device start up	Н	L	L	L	
VCCI-GND < V _{VCCI_OFF} after device start up	L	Н	L	L	
VCCI-GND < V_{VCCI_OFF} after device start up	Н	Н	L	L	
VCCI-GND < V _{VCCI_OFF} after device start up	L	L	L	L	

Table 2. UCC21521 VDD UVLO Feature Logic

CONDITION	IN	PUTS	OUTPUTS	
	INA	INB	OUTA	OUTB
VDD-VSS < V _{VDD_ON} during device start up	Н	L	L	L
VDD-VSS < V _{VDD_ON} during device start up	L	н	L	L
VDD-VSS < V _{VDD_ON} during device start up	Н	Н	L	L
VDD-VSS < V _{VDD_ON} during device start up	L	L	L	L
VDD-VSS < V _{VDD_OFF} after device start up	Н	L	L	L
VDD-VSS < V _{VDD_OFF} after device start up	L	Н	L	L
VDD-VSS < V _{VDD_OFF} after device start up	Н	Н	L	L
VDD-VSS < V _{VDD_OFF} after device start up	L	L	L	L



8.3.2 Input and Output Logic Table

Assume VCCI, VDDA, VDDB are powered up. See VDD, VCCI, and Under Voltage Lock Out (UVLO) for more information on UVLO operation modes.

INP	UTS	EN	OUTPUTS		NOTE
INA	INB	EIN	OUTA OUTB		NOTE
L	L	H or Left Open	L	L	
L	Н	H or Left Open	L	Н	If Dead Time function is used, output transitions occur after the dead time expires. See Programmable Dead Time (DT) Pin
Н	L	H or Left Open	Н	L	
Н	Н	H or Left Open	L	L	DT is left open or programmed with R _{DT}
Н	Н	H or Left Open	Н	Н	DT pin pulled to VCCI
Left Open	Left Open	H or Left Open	L	L	-
Х	Х	L	L	L	-

Table 3. INPUT/OUTPUT Logic Table⁽¹⁾

(1) "X" means L, H or left open.

8.3.3 Input Stage

The input signal pins (INA and INB) of UCC21521 are based on a TTL and CMOS compatible input-threshold logic that is totally isolated from the VDD supply voltage. The input pins are easy to drive with logic-level control signals (Such as those from 3.3-V micro-controllers), since UCC21521 has a typical high threshold (V_{INA/BH}) of 1.8 V and a typical low threshold of 1 V, which vary little with temperature (see Figure 24,Figure 25). A wide hysterisis (V_{INA/B_HYS}) of 0.8 V makes for good noise immunity and stable operation. If any of the inputs are ever left open, internal pull-down resistors force the pin low. These resistors are typically 200 k Ω (See Functional Block Diagram). However, it is still recommended to ground an input if it is not being used.

Since the input side of UCC21521 is isolated from the output drivers, the input signal amplitude can be larger or smaller than VDD, provided that it doesn't exceed the recommended limit. This allows greater flexibility when integrating with control signal sources, and allows the user to choose the most efficient VDD for their chosen gate. That said, the amplitude of any signal applied to INA or INB must *never* be at a voltage higher than VCCI.



8.3.4 Output Stage

The UCC21521's output stages features a pull-up structure which delivers the highest peak-source current when it is most needed, during the Miller plateau region of the power-switch turn on transition (when the power switch drain or collector voltage experiences dV/dt). The output stage pull-up structure features a P-channel MOSFET and an additional *Pull-Up* N-channel MOSFET in parallel. The function of the N-channel MOSFET is to provide a brief boost in the peak-sourcing current, enabling fast turn on. This is accomplished by briefly turning on the N-channel MOSFET during a narrow instant when the output is changing states from low to high. The on-resistance of this N-channel MOSFET (R_{NMOS}) is approximately 1.47 Ω when activated.

The R_{OH} parameter is a DC measurement and it is representative of the on-resistance of the P-channel device only. This is because the *Pull-Up* N-channel device is held in the off state in DC condition and is turned on only for a brief instant when the output is changing states from low to high. Therefore the effective resistance of the UCC21521 pull-up stage during this brief turn-on phase is much lower than what is represented by the R_{OH} parameter. Therefore, the value of R_{OH} belies the fast nature of the UCC21521's turn-on time.

The pull-down structure in UCC21521 is simply composed of an N-channel MOSFET. The R_{OL} parameter, which is also a DC measurement, is representative of the impedance of the pull-down state in the device. Both outputs of the UCC21521 are capable of delivering 4-A peak source and 6-A peak sink current pulses. The output voltage swings between VDD and VSS provides rail-to-rail operation, thanks to the MOS-out stage which delivers very low drop-out.



Figure 38. Output Stage



8.3.5 Diode Structure in UCC21521

Figure 39 illustrates the multiple diodes involved in the ESD protection components of the UCC21521. This provides a pictorial representation of the absolute maximum rating for the device.



Figure 39. ESD Structure

8.4 Device Functional Modes

8.4.1 Enable Pin

Setting the EN pin low, i.e. $V_{EN} \le 0.8V$, shuts down both outputs simultaneously. Pull the EN pin high (or left open), i.e. $V_{EN} \ge 2.0V$, allows UCC21521 to operate normally. The EN pin is quite responsive, as far as propagation delay and other switching parameters are concerned. The EN pin is only functional (and necessary) when VCCI stays above the UVLO threshold. It is recommended to tie this pin to VCCI if the EN pin is not used to achieve better noise immunity.

8.4.2 Programmable Dead Time (DT) Pin

UCC21521 allows the user to adjust dead time (DT) in the following ways:

8.4.2.1 Tying the DT Pin to VCC

Outputs completely match inputs, so no dead time is asserted. This allows outputs to overlap.

(1)

Device Functional Modes (continued)

8.4.2.2 DT Pin Left Open or Connected to a Programming Resistor between DT and GND Pins

If the DT pin is left open, the dead time duration (t_{DT}) is set to <15 ns. One can program t_{DT} by placing a resistor, R_{DT} , between the DT pin and GND. The appropriate R_{DT} value can be determined from Equation 1, where R_{DT} is in k Ω and t_{DT} in ns:

$$t_{DT} \approx 10 \times R_{DT}$$

The steady state voltage at DT pin is around 0.8V, and the DT pin current will be less than 10uA when R_{DT} =100k Ω . Therefore, It is recommended to parallel a ceramic capacitor, 2.2nF or above, with R_{DT} to achieve better noise immunity and better deadtime matching between two channels, especially when the dead time is larger than 300ns. The major consideration is that the current through the R_{DT} is used to set the dead time, and this current decreases as R_{DT} increases.

An input signal's falling edge activates the programmed dead time for the other signal. The output signals' dead time is always set to the longer of either the driver's programmed dead time or the input signal's own dead time. If both inputs are high simultaneously, both outputs will immediately be set low. This feature is used to prevent shoot-through, and it doesn't affect the programmed dead time setting for normal operation. Various driver dead time logic operating conditions are illustrated and explained in Figure 40:



Figure 40. Input and Output Logic Relationship With Input Signals

Condition A: INB goes low, INA goes high. INB sets OUTB low immediately and assigns the programmed dead time to OUTA. OUTA is allowed to go high after the programmed dead time.

Condition B: INB goes high, INA goes low. Now INA sets OUTA low immediately and assigns the programmed dead time to OUTB. OUTB is allowed to go high after the programmed dead time.

Condition C: INB goes low, INA is still low. INB sets OUTB low immediately and assigns the programmed dead time for OUTA. In this case, the input signal's *own* dead time is longer than the programmed dead time. Thus, when INA goes high, it immediately sets OUTA high.

Condition D: INA goes low, INB is still low. INA sets OUTA low immediately and assigns the programmed dead time to OUTB. INB's *own* dead time is longer than the programmed dead time. Thus, when INB goes high, it immediately sets OUTB high.

Condition E: INA goes high, while INB and OUTB are still high. To avoid overshoot, INA immediately pulls OUTB low and keeps OUTA low. After some time OUTB goes low and assigns the programmed dead time to OUTA. OUTB is already low. After the programmed dead time, OUTA is allowed to go high.

Condition F: INB goes high, while INA and OUTA are still high. To avoid overshoot, INB immediately pulls OUTA low and keeps OUTB low. After some time OUTA goes low and assigns the programmed dead time to OUTB. OUTA is already low. After the programmed dead time, OUTB is allowed to go high.



9 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

The UCC21521 effectively combines both isolation and buffer-drive functions. The flexible, universal capability of the UCC21521 (with up to 18-V VCCI and 25-V VDDA/VDDB) allows the device to be used as a low-side, high-side, high-side/low-side or half-bridge driver for MOSFETs, IGBTs or SiC MOSFETs. With integrated components, advanced protection features (UVLO, dead time, and enable) and optimized switching performance; the UCC21521 enables designers to build smaller, more robust designs for enterprise, telecom, automotive, and industrial applications with a faster time to market.

9.2 Typical Application

The circuit in Figure 41 shows a reference design with UCC21521 driving a typical half-bridge configuration which could be used in several popular power converter topologies such as synchronous buck, synchronous boost, half-bridge/full bridge isolated topologies, and 3-phase motor drive applications.



Figure 41. Typical Application Schematic

When selecting these components, it is important to pay attention to the trade-off between good noise immunity and propagation delay.

Such a filter should use an R_{IN} in the range of 0 Ω to 100 Ω and a C_{IN} between 10 pF and 100 pF. In the

It is recommended that users avoid shaping the signals to the gate driver in an attempt to slow down (or delay) the signal at the output. However, a small input R_{IN}-C_{IN} filter can be used to filter out the ringing introduced by

9.2.2.2 Select External Bootstrap Diode and its Series Resistor

The bootstrap capacitor is charged by VDD through an external bootstrap diode every cycle when the low side transistor turns on. Charging the capacitor involves high-peak currents, and therefore transient power dissipation in the bootstrap diode may be significant. Conduction loss also depends on the diode's forward voltage drop. Both the diode conduction losses and reverse recovery losses contribute to the total losses in the gate driver circuit.

When selecting external bootstrap diodes, it is recommended that one chose high voltage, fast recovery diodes or SiC Schottky diodes with a low forward voltage drop and low junction capacitance in order to minimize the loss introduced by reverse recovery and related grounding noise bouncing. In the example, the DC-link voltage is 800 V_{DC} . The voltage rating of the bootstrap diode should be higher than the DC-link voltage with a good margin. Therefore, a 1200-V SiC diode, C4D02120E, is chosen in this example.

A bootstrap resistor, R_{BOOT}, is used to reduce the inrush current in D_{BOOT} and limit the ramp up slew rate of voltage of VDDA-VSSA during each switching cycle, especially when the VSSA(SW) pin has an excessive negative transient voltage. The recommended value for R_{BOOT} is between 1 Ω and 20 Ω depending on the diode used. In the example, a current limiting resistor of 2.2 Ω is selected to limit the inrush current of bootstrap diode. The estimated worst case peak current through D_{Boot} is,

$$I_{\text{DBoot}(\text{pk})} = \frac{V_{\text{DD}} - V_{\text{BDF}}}{R_{\text{Boot}}} = \frac{20V - 2.5V}{2.2\Omega} \approx 8A$$

where

V_{BDE} is the estimated bootstrap diode forward voltage drop at 8 A.

Table 4 lists reference design parameters for the example application: UCC21521 driving 1200-V SiC-MOSFETs

Typical Application (continued)

in a high side-low side configuration.

9.2.2 Detailed Design Procedure

non-ideal layout or long PCB traces.

9.2.2.1 Designing INA/INB Input Filter

Switching frequency (f_s)

DC link voltage

9.2.1 Design Requirements

Table 4. UCC21521 Design Requirements								
PARAMETER	VALUE	UNITS						
Power transistor	C2M0080120D	-						
VCC	5.0	V						
VDD	20	V						
Input signal amplitude	3.3	V						

100

800

kHz

V

www.ti.com

(2)



9.2.2.3 Gate Driver Output Resistor

The external gate driver resistors, R_{ON}/R_{OFF}, are used to:

- 1. Limit ringing caused by parasitic inductances/capacitances.
- 2. Limit ringing caused by high voltage/current switching dv/dt, di/dt, and body-diode reverse recovery.
- 3. Fine-tune gate drive strength, i.e. peak sink and source current to optimize the switching loss.
- 4. Reduce electromagnetic interference (EMI).

As mentioned in Output Stage, the UCC21521 has a pull-up structure with a P-channel MOSFET and an additional *pull-up* N-channel MOSFET in parallel. The combined peak source current is 4 A. Therefore, the peak source current can be predicted with:

$$I_{OA+} = min\left(4A, \frac{V_{DD} - V_{BDF}}{R_{NMOS} || R_{OH} + R_{ON} + R_{GFET_Int}}\right)$$
(3)
$$I_{OB+} = min\left(4A, \frac{V_{DD}}{R_{NMOS} || R_{OH} + R_{ON} + R_{GFET_Int}}\right)$$

where

- R_{ON}: External turn-on resistance.
- R_{GFET INT}: Power transistor internal gate resistance, found in the power transistor datasheet.
- I_{O+} = Peak source current The minimum value between 4 A, the gate driver peak source current, and the calculated value based on the gate drive loop resistance.

In this example:

$$I_{OA+} = \frac{V_{DD} - V_{BDF}}{R_{NMOS} || R_{OH} + R_{ON} + R_{GFET_Int}} = \frac{20V - 0.8V}{1.47\Omega || 5\Omega + 2.2\Omega + 4.6\Omega} \approx 2.4A$$

$$I_{OB+} = \frac{V_{DD}}{R_{NMOS} || R_{OH} + R_{ON} + R_{GFET_Int}} = \frac{20V}{1.47\Omega || 5\Omega + 2.2\Omega + 4.6\Omega} \approx 2.5A$$
(5)
(6)

Therefore, the high-side and low-side peak source current is 2.4 A and 2.5 A respectively. Similarly, the peak sink current can be calculated with:

$$I_{OA-} = \min\left(6A, \frac{V_{DD} - V_{BDF} - V_{GDF}}{R_{OL} + R_{OFF} || R_{ON} + R_{GFET_Int}}\right)$$
(7)
$$I_{OB-} = \min\left(6A, \frac{V_{DD} - V_{GDF}}{R_{OL} + R_{OFF} || R_{ON} + R_{GFET_Int}}\right)$$

where

- R_{OFF}: External turn-off resistance;
- V_{GDF}: The anti-parallel diode forward voltage drop which is in series with R_{OFF}. The diode in this example is an MSS1P4.
- I_o: Peak sink current the minimum value between 6 A, the gate driver peak sink current, and the calculated value based on the gate drive loop resistance.
 (8)



(12)

(13)

UCC21521 SLUSCO3-OCTOBER 2016

In this example,

$$I_{OA-} = \frac{V_{DD} - V_{BDF} - V_{GDF}}{R_{OL} + R_{OFF} || R_{ON} + R_{GFET_Int}} = \frac{20V - 0.8V - 0.75V}{0.55\Omega + 0\Omega + 4.6\Omega} \approx 3.6A$$

$$I_{OB-=} \frac{V_{DD} - V_{GDF}}{R_{OL} + R_{OFF} || R_{ON} + R_{GFET_Int}} = \frac{20V - 0.75V}{0.55\Omega + 0\Omega + 4.6\Omega} \approx 3.7A$$
(10)

Therefore, the high-side and low-side peak sink current is 3.6 A and 3.7 A respectively.

Importantly, the estimated peak current is also influenced by PCB layout and load capacitance. Parasitic inductance in the gate driver loop can slow down the peak gate drive current and introduce overshoot and undershoot. Therefore, it is strongly recommended that the gate driver loop should be minimized. On the other hand, the peak source/sink current is dominated by loop parasitics when the load capacitance (C_{ISS}) of the power transistor is very small (typically less than 1 nF), because the rising and falling time is too small and close to the parasitic ringing period.

9.2.2.4 Estimate Gate Driver Power Loss

The total loss, P_G, in the gate driver subsystem includes the power losses of the UCC21521 (P_{GD}) and the power losses in the peripheral circuitry, such as the external gate drive resistor. Bootstrap diode loss is not included in P_G and not discussed in this section.

P_{GD} is the key power loss which determines the thermal safety-related limits of the UCC21521, and it can be estimated by calculating losses from several components.

The first component is the static power loss, P_{GDQ}, which includes quiescent power loss on the driver as well as driver self-power consumption when operating with a certain switching frequency. PGDQ is measured on the bench with no load connected to OUTA and OUTB at a given VCCI, VDDA/VDDB, switching frequency and ambient temperature. Figure 4 shows the per output channel current consumption vs. operating frequency with no load. In this example, V_{VCCI} = 5 V and V_{VDD} = 20 V. The current on each power supply, with INA/INB switching from 0 V to 3.3 V at 100 kHz is measured to be I_{VCCI} = 2.5 mA, and I_{VDDA} = I_{VDDB} = 1.5 mA. Therefore, the P_{GDQ} can be calculated with

$$P_{\text{GDQ}} = V_{\text{VCCI}} \times I_{\text{VCCI}} + V_{\text{VDDA}} \times I_{\text{DDA}} + V_{\text{VDDB}} \times I_{\text{DDB}} \approx 72 \text{mW}$$
(11)

The second component is switching operation loss, P_{GDO}, with a given load capacitance which the driver charges and discharges the load during each switching cycle. Total dynamic loss due to load switching, P_{GSW}, can be estimated with

$$P_{\text{GSW}} = 2 \times V_{\text{DD}} \times Q_{\text{G}} \times f_{\text{SW}}$$

where

Q_G is the gate charge of the power transistor.

If a split rail is used to turn on and turn off, then VDD is going to be equal to difference between the positive rail to the negative rail.

So, for this example application:

$$P_{GSW} = 2 \times 20 V \times 60 nC \times 100 kHz = 240 mW$$



 Q_G represents the total gate charge of the power transistor switching 800 V at 20 A, and is subject to change with different testing conditions. The UCC21521 gate driver loss on the output stage, P_{GDO} , is part of P_{GSW} . P_{GDO} will be equal to P_{GSW} if the external gate driver resistances are zero, and all the gate driver loss is dissipated inside the UCC21521. If there are external turn-on and turn-off resistances, the total loss will be distributed between the gate driver pull-up/down resistances and external gate resistances. Importantly, the pull-up/down resistance is a linear and fixed resistance if the source/sink current is not saturated to 4 A/6 A, however, it will be non-linear if the source/sink current is saturated. Therefore, P_{GDO} is different in these two scenarios.

Case 1 - Linear Pull-Up/Down Resistor:

$$P_{\text{GDO}} = P_{\text{GSW}} \times \left(\frac{R_{\text{OH}} \parallel R_{\text{NMOS}}}{R_{\text{OH}} \parallel R_{\text{NMOS}} + R_{\text{ON}} + R_{\text{GFET_Int}}} + \frac{R_{\text{OL}}}{R_{\text{OL}} + R_{\text{OFF}} \parallel R_{\text{ON}} + R_{\text{GFET_Int}}} \right)$$
(14)

In this design example, all the predicted source/sink currents are less than 4 A/6 A, therefore, the UCC21521 gate driver loss can be estimated with:

$$\mathsf{P}_{\mathsf{GDO}} = 240\mathsf{mW} \times \left(\frac{5\Omega \| 1.47\Omega}{5\Omega \| 1.47\Omega + 2.2\Omega + 4.6\Omega} + \frac{0.55\Omega}{0.55\Omega + 0\Omega + 4.6\Omega}\right) \approx 60\mathsf{mW}$$
(15)

Case 2 - Nonlinear Pull-Up/Down Resistor:

$$P_{\text{GDO}} = 2 \times f_{\text{SW}} \times \left[4A \times \int_{0}^{T_{\text{R}} \text{_Sys}} \left(V_{\text{DD}} - V_{\text{OUTA/B}}(t) \right) dt + 6A \times \int_{0}^{T_{\text{F}} \text{_Sys}} V_{\text{OUTA/B}}(t) dt \right]$$

where

V_{OUTA/B}(t) is the gate driver OUTA and OUTB pin voltage during the turn on and off transient, and it can be simplified that a constant current source (4 A at turn-on and 6 A at turn-off) is charging/discharging a load capacitor. Then, the V_{OUTA/B}(t) waveform will be linear and the T_{R_Sys} and T_{F_Sys} can be easily predicted. (16)

For some scenarios, if only one of the pull-up or pull-down circuits is saturated and another one is not, the P_{GDO} will be a combination of Case 1 and Case 2, and the equations can be easily identified for the pull-up and pull-down based on the above discussion. Therefore, total gate driver loss dissipated in the gate driver UCC21521, P_{GD} , is:

$$\mathbf{P}_{\rm GD} = \mathbf{P}_{\rm GDQ} + \mathbf{P}_{\rm GDO} \tag{17}$$

which is equal to 127 mW in the design example.

9.2.2.5 Estimating Junction Temperature

The junction temperature (T_J) of the UCC21521 can be estimated with:

$$\mathbf{T}_{\mathsf{J}} = \mathbf{T}_{\mathsf{C}} + \mathbf{R}_{\mathsf{\theta}\mathsf{J}\mathsf{C}} \times \mathbf{P}_{\mathsf{G}\mathsf{D}}$$

where

T_C is the UCC21521 case-top temperature measured with a thermocouple or some other instrument, R_{0JC} is the Junction-to-case-top thermal resistance from the Thermal Information table. Importantly, R_{0JA}, the junction to ambient thermal impedance provided in the Thermal Information table, is developed based on JEDEC standard PCB board and it is subject to change when the PCB board layout is different. (18)



(19)

(20)

9.2.2.6 Selecting VCCI, VDDA/B Capacitor

Bypass capacitors for VCCI, VDDA, and VDDB are essential for achieving reliable performance. It is recommended that one choose low ESR and low ESL surface-mount multi-layer ceramic capacitors (MLCC) with sufficient voltage ratings, temperature coefficients and capacitance tolerances. Importantly, DC bias on an MLCC will impact the actual capacitance value. For example, a 25-V, 1- μ F X7R capacitor is measured to be only 500 nF when a DC bias of 15 V_{DC} is applied.

9.2.2.6.1 Selecting a VCCI Capacitor

A bypass capacitor connected to VCCI supports the transient current needed for the primary logic and the total current consumption, which is only a few mA. Therefore, a 50-V MLCC with over 100 nF is recommended for this application. If the bias power supply output is a relatively long distance from the VCCI pin, a tantalum or electrolytic capacitor, with a value over 1 μ F, should be placed in parallel with the MLCC.

9.2.2.6.2 Selecting a VDDA (Bootstrap) Capacitor

A VDDA capacitor, also referred to as a *bootstrap capacitor* in bootstrap power supply configurations, allows for gate drive current transients up to 6 A, and needs to maintain a stable gate drive voltage for the power transistor.

The total charge needed per switching cycle can be estimated with

$$Q_{Total} = Q_{G} + \frac{I_{VDD} @ 100 \text{kHz} (\text{No Load})}{f_{SW}} = 60 \text{nC} + \frac{1.5 \text{mA}}{100 \text{kHz}} = 75 \text{nC}$$

where

- Q_G: Gate charge of the power transistor.
- I_{VDD}: The channel self-current consumption with no load at 100kHz.

Therefore, the absolute minimum C_{Boot} requirement is:

$$C_{Boot} = \frac{Q_{Total}}{\Delta V_{VDDA}} = \frac{75nC}{0.5V} = 150nF$$

where

• ΔV_{VDDA} is the voltage ripple at VDDA, which is 0.5 V in this example.

In practice, the value of C_{Boot} is greater than the calculated value. This allows for the capacitance shift caused by the DC bias voltage and for situations where the power stage would otherwise skip pulses due to load transients. Therefore, it is recommended to include a safety-related margin in the C_{Boot} value and place it as close to the VDD and VSS pins as possible. A 50-V 1- μ F capacitor is chosen in this example.

$$C_{Boot} = 1 \mu F$$
⁽²¹⁾

To further lower the AC impedance for a wide frequency range, it is recommended to have bypass capacitor with a low capacitance value, in this example a 100 nF, in parallel with C_{Boot} to optimize the transient performance.

NOTE

Too large C_{BOOT} is not good. C_{BOOT} may not be charged within the first few cycles and V_{BOOT} could stay below UVLO. As a result, the high-side FET does not follow input signal command. Also during initial C_{BOOT} charging cycles, the bootstrap diode has highest reverse recovery current and losses.



9.2.2.6.3 Select a VDDB Capacitor

Chanel B has the same current requirements as Channel A, Therefore, a VDDB capacitor (Shown as C_{VDD} in Figure 41) is needed. In this example with a bootstrap configuration, the VDDB capacitor will also supply current for VDDA through the bootstrap diode. A 50-V, 10- μ F MLCC and a 50-V, 220-nF MLCC are chosen for C_{VDD}. If the bias power supply output is a relatively long distance from the VDDB pin, a tantalum or electrolytic capacitor, with a value over 10 μ F, should be used in parallel with CVDD.

9.2.2.7 Dead Time Setting Guidelines

For power converter topologies utilizing half-bridges, the dead time setting between the top and bottom transistor is important for preventing shoot-through during dynamic switching.

The UCC21521 dead time specification in the electrical table is defined as the time interval from 90% of one channel's falling edge to 10% of the other channel's rising edge (see Figure 35). This definition ensures that the dead time setting is independent of the load condition, and guarantees linearity through manufacture testing. However, this dead time setting may not reflect the dead time in the power converter system, since the dead time setting is dependent on the external gate drive turn-on/off resistor, DC-Link switching voltage/current, as well as the input capacitance of the load transistor.

Here is a suggestion on how to select an appropriate dead time for UCC21521:

$$\mathsf{DT}_{\mathsf{Setting}} = \mathsf{DT}_{\mathsf{Req}} + \mathsf{T}_{\mathsf{F}_{\mathsf{Sys}}} + \mathsf{T}_{\mathsf{R}_{\mathsf{Sys}}} - \mathsf{T}_{\mathsf{D(on)}}$$

where

- $DT_{setting}$: UCC21521 dead time setting in ns, $DT_{Setting} = 10 \times RDT(in k\Omega)$.
- DT_{Req}: System required dead time between the real V_{GS} signal of the top and bottom switch with enough margin, or ZVS requirement.
- T_{F_Sys}: In-system gate turn-off falling time at worst case of load, voltage/current conditions.
- T_{R_Sys}: In-system gate turn-on rising time at worst case of load, voltage/current conditions.
- $T_{D(on)}$: Turn-on delay time, from 10% of the transistor gate signal to power transistor gate threshold. (22)

In the example, DT_{Setting} is set to 250 ns.

It should be noted that the UCC21521 dead time setting is decided by the DT pin configuration (See Programmable Dead Time (DT) Pin), and it cannot automatically fine-tune the dead time based on system conditions. And it is recommended to parallel a ceramic capacitor, 2.2nF or above, with R_{DT} to achieve better noise immunity.

9.2.2.8 Application Circuits with Output Stage Negative Bias

When parasitic inductances are introduced by non-ideal PCB layout and long package leads (e.g. TO-220 and TO-247 type packages), there could be ringing in the gate-source drive voltage of the power transistor during high di/dt and dv/dt switching. If the ringing is over the threshold voltage, there is the risk of unintended turn-on and even shoot-through. Applying a negative bias on the gate drive is a popular way to keep such ringing below the threshold. Below are a few examples of implementing negative gate drive bias.

Figure 42 shows the first example with negative bias turn-off on the channel-A driver using a Zener diode on the isolated power supply output stage. The negative bias is set by the Zener diode voltage. If the isolated power supply, V_A , is equal to 25 V, the turn-off voltage will be -5.1 V and turn-on voltage will be 25 V -5.1 V ≈ 20 V. The channel-B driver circuit is the same as channel-A, therefore, this configuration needs two power supplies for a half-bridge configuration, and there will be steady state power consumption from R_z.



Figure 42. Negative Bias with Zener Diode on Iso-Bias Power Supply Output



Figure 43 shows another example which uses two supplies (or single-input-double-output power supply). Power supply V_{A+} determines the positive drive output voltage and V_{A-} determines the negative turn-off voltage. The configuration for channel B is the same as channel A. This solution requires more power supplies than the first example, however, it provides more flexibility when setting the positive and negative rail voltages.



Figure 43. Negative Bias with Two Iso-Bias Power Supplies



The last example, shown in Figure 44, is a single power supply configuration and generates negative bias through a Zener diode in the gate drive loop. The benefit of this solution is that it only uses one power supply and the bootstrap power supply can be used for the high side drive. This design requires the least cost and design effort among the three solutions. However, this solution has limitations:

- 1. The negative gate drive bias is not only determined by the Zener diode, but also by the duty cycle, which means the negative bias voltage will change when the duty cycle changes. Therefore, converters with a fixed duty cycle (~50%) such as variable frequency resonant convertors or phase shift convertors which favor this solution.
- 2. The high side VDDA-VSSA must maintain enough voltage to stay in the recommended power supply range, which means the low side switch must turn-on or have free-wheeling current on the body (or anti-parallel) diode for a certain period during each switching cycle to refresh the bootstrap capacitor. Therefore, a 100% duty cycle for the high side is not possible unless there is a dedicated power supply for the high side, like in the other two example circuits.



Figure 44. Negative Bias with Single Power Supply and Zener Diode in Gate Drive Path



9.2.3 Application Curves

Figure 45 and Figure 46 shows the bench test waveforms for the design example shown in Figure 41 under these conditions: VCC = 5 V, VDD = 20 V, f_{SW} = 100 kHz, $V_{DC-Link}$ = 0 V.

Channel 1 (Yellow): UCC21521 INA pin signal.

Channel 2 (Blue): UCC21521 INB pin signal.

Channel 3 (Pink): Gate-source signal on the high side power transistor.

Channel 4 (Green): Gate-source signal on the low side power transistor.

In Figure 45, INA and INB are sent complimentary 3.3-V, 50% duty-cycle signals. The gate drive signals on the power transistor have a 250-ns dead time, shown in the measurement section of Figure 45.

NOTE

The dead-time matching is less than 1 ns with the 250-ns dead-time setting.

Figure 46 shows a zoomed-in version of the waveform of Figure 45, with measurements for propagation delay and rising/falling time. Cursors are also used to measure dead time. Importantly, the output waveform is measured between the power transistors' gate and source pins, and is not measured directly from the driver OUTA and OUTB pins. Due to the split on and off resistors (R_{on} , R_{off}) and different sink and source currents, different rising (16 ns) and falling time (9 ns) are observed in Figure 46.



UCC21521

SLUSCO3-OCTOBER 2016



10 Power Supply Recommendations

The recommended input supply voltage (VCCI) for UCC21521 is between 3 V and 18 V. The output bias supply voltage (VDDA/VDDB) range depends on which version of UCC21521 one is using. The lower end of this bias supply range is governed by the internal under voltage lockout (UVLO) protection feature of each device. One mustn't let VDD or VCCI fall below their respective UVLO thresholds (For more information on UVLO see VDD, VCCI, and Under Voltage Lock Out (UVLO)). The upper end of the VDDA/VDDB range depends on the maximum gate voltage of the power device being driven by UCC21521. All versions of UCC21521 have a recommended maximum VDDA/VDDB of 25 V.

A local bypass capacitor should be placed between the VDD and VSS pins. This capacitor should be positioned as close to the device as possible. A low ESR, ceramic surface mount capacitor is recommended. It is further suggested that one place two such capacitors: one with a value of between 220 nF and 10 μ F for device biasing, and an additional 100-nF capacitor in parallel for high frequency filtering.

Similarly, a bypass capacitor should also be placed between the VCCI and GND pins. Given the small amount of current drawn by the logic circuitry within the input side of UCC21521, this bypass capacitor has a minimum recommended value of 100 nF.



11 Layout

11.1 Layout Guidelines

One must pay close attention to PCB layout in order to achieve optimum performance for the UCC21521. Below are some key points.

Component Placement:

- Low-ESR and low-ESL capacitors must be connected close to the device between the VCCI and GND pins and between the VDD and VSS pins to support high peak currents when turning on the external power transistor.
- To avoid large negative transients on the switch node VSSA (HS) pin, the parasitic inductances between the source of the top transistor and the source of the bottom transistor must be minimized.

Grounding Considerations:

- It is essential to confine the high peak currents that charge and discharge the transistor gates to a minimal physical area. This will decrease the loop inductance and minimize noise on the gate terminals of the transistors. The gate driver must be placed as close as possible to the transistors.
- Pay attention to high current path that includes the bootstrap capacitor, bootstrap diode, local VSSBreferenced bypass capacitor, and the low-side transistor body/anti-parallel diode. The bootstrap capacitor is recharged on a cycle-by-cycle basis through the bootstrap diode by the VDD bypass capacitor. This recharging occurs in a short time interval and involves a high peak current. Minimizing this loop length and area on the circuit board is important for ensuring reliable operation.

High-Voltage Considerations:

- To ensure isolation performance between the primary and secondary side, one should avoid placing any PCB traces or copper below the driver device. A PCB cutout is recommended in order to prevent contamination that may compromise the UCC21521's isolation performance.
- For half-bridge, or high-side/low-side configurations, where the channel A and channel B drivers could operate with a DC-link voltage up to 1500 V_{DC}, one should try to increase the creepage distance of the PCB layout between the high and low-side PCB traces.

Thermal Considerations:

- A large amount of power may be dissipated by the UCC21521 if the driving voltage is high, the load is heavy, or the switching frequency is high (Refer to Estimate Gate Driver Power Loss for more details). Proper PCB layout can help dissipate heat from the device to the PCB and minimize junction to board thermal impedance (θ_{JB}).
- Increasing the PCB copper connecting to VDDA, VDDB, VSSA and VSSB pins is recommended (See Figure 48 and Figure 49). However, high voltage PCB considerations mentioned above must be maintained.
- If there are multiple layers in the system, it is also recommended to connect the VDDA, VDDB, VSSA and VSSB pins to internal ground or power planes through multiple vias of adequate size. However, keep in mind that there shouldn't be any traces/coppers from different high voltage planes overlapping.



11.2 Layout Example

Figure 47 shows a 2-layer PCB layout example with the signals and key components labeled.



Figure 47. Layout Example

Figure 48 and Figure 49 shows top and bottom layer traces and copper.

NOTE

There are no PCB traces or copper between the primary and secondary side, which ensures isolation performance.



Layout Example (continued)

PCB traces between the high-side and low-side gate drivers in the output stage are increased to maximize the creepage distance for high-voltage operation, which will also minimize cross-talk between the switching node VSSA (SW), where high dv/dt may exist, and the low-side gate drive due to the parasitic capacitance coupling.



Figure 50 and Figure 51 are 3D layout pictures with top view and bottom views.

NOTE

The location of the PCB cutout between the primary side and secondary sides, which ensures isolation performance.



TEXAS INSTRUMENTS

www.ti.com

12 Device and Documentation Support

12.1 Documentation Support

12.1.1 Related Documentation

For related documentation see the following:

Isolation Glossary

12.2 Certifications

UL Online Certifications Directory, "FPPT2.E181974 Nonoptical Isolating Devices - Component" Certificate Number: 20160516-E181974

VDE Online Certifications Directory, "Certificate of Conformity with Factory Surveillance" Certificate Number: 40040142

12.3 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

12.4 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E[™] Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support TI's Design Support Quickly find helpful E2E forums along with design support tools and contact information for technical support.

12.5 Trademarks

E2E is a trademark of Texas Instruments. All other trademarks are the property of their respective owners.

12.6 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

12.7 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



3-Nov-2016

PACKAGING INFORMATION

Orderable Device	Status	Package Type	-	Pins	-	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
UCC21521ADW	ACTIVE	SOIC	DW	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	UCC21521A	Samples
UCC21521ADWR	ACTIVE	SOIC	DW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	UCC21521A	Samples
UCC21521CDW	PREVIEW	SOIC	DW	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	UCC21521C	
UCC21521CDWR	PREVIEW	SOIC	DW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	UCC21521C	
UCC21521DW	PREVIEW	SOIC	DW	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	UCC21521	
UCC21521DWR	PREVIEW	SOIC	DW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	UCC21521	

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.



PACKAGE OPTION ADDENDUM

3-Nov-2016

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

DW (R-PDSO-G16)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters). Dimensioning and tolerancing per ASME Y14.5M-1994.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).

D. Falls within JEDEC MS-013 variation AA.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconne	ctivity	

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2016, Texas Instruments Incorporated