

Rail-to-rail high output current dual operational amplifier

Features

- Rail-to-rail input and output
- Low noise: 9nV/ $\sqrt{\text{Hz}}$
- Low distortion
- High output current: 80mA
(able to drive 32 Ω loads)
- High-speed: 4MHz, 1V/ μs
- Operating from 2.7V to 12V
- Low input offset voltage: 900 μV max (TS922A)
- ESD Internal protection: 2kV
- Latch-up immunity
- Macromodel included in this specification
- Dual version available in flip-chip package


Description

The TS922 is a rail-to-rail dual BiCMOS operational amplifier optimized and fully specified for 3V and 5V operation.

The device's high output current allows low-load impedances to be driven.

Very low noise, low distortion, low offset and a high output current capability make this device an excellent choice for high quality, low voltage or battery operated audio systems.

The device is stable for capacitive loads up to 500pF.



Applications

- Headphone amplifier
- Sound cards, multimedia systems
- Line driver, actuator driver
- Servo amplifier
- Mobile phone and portable equipment
- Instrumentation with low noise as key factor
- Piezoelectric speaker driver

Contents

1	Pin diagrams	3
2	Absolute maximum ratings and operating conditions	4
3	Electrical characteristics	5
4	Macromodel	11
4.1	Important note concerning this macromodel	11
4.2	Electrical characteristics from macromodelization	11
4.3	Macromodel code	12
5	Package mechanical data	14
5.1	Flip-chip package (8 bumps)	14
5.2	DIP8 package	16
5.3	SO-8 package	17
5.4	TSSOP8 package	18
6	Ordering information	19
7	Revision history	20

1 Pin diagrams

Figure 1. Pin connections (top view)





Figure 2. Pin-out for flip-chip package (top view)



2 Absolute maximum ratings and operating conditions

Table 1. Absolute maximum ratings (AMR)

Symbol	Parameter	Value	Unit
V_{CC}	Supply voltage ⁽¹⁾	14	V
V_{id}	Differential input voltage ⁽²⁾	± 1	V
V_{in}	Input voltage ⁽³⁾	$V_{DD}-0.3$ to $V_{CC}+0.3$	V
T_{stg}	Storage temperature	-65 to +150	°C
R_{thja}	Thermal resistance junction to ambient ⁽⁴⁾ SO8 TSSOP8 DIP8 Flip-chip	125 120 85 90	°C/W
R_{thjc}	Thermal resistance junction to case SO8 TSSOP8 DIP8	40 37 41	°C/W
T_j	Maximum junction temperature	150	°C
ESD	HBM: human body model ⁽⁵⁾ MM: machine model ⁽⁶⁾ CDM: charged device model	2 100 1.5	kV V kV
	Output short circuit duration	see note ⁽⁷⁾	
	Latch-up immunity	200	mA
	Soldering temperature (10sec), leaded version Soldering temperature (10sec), unleaded version	250 260	°C

1. All voltage values, except differential voltage are with respect to network ground terminal.
2. Differential voltages are the non-inverting input terminal with respect to the inverting input terminal. If $V_{id} > \pm 1V$, the maximum input current must not exceed $\pm 1\text{mA}$. In this case ($V_{id} > \pm 1V$) an input series resistor must be added to limit input current.
3. Do not exceed 14V.
4. Rth are typical values.
5. Human body model, 100pF discharged through a 1.5kΩ resistor into pin of device.
6. Machine model ESD, a 200pF cap is charged to the specified voltage, then discharged directly into the IC with no external series resistor (internal resistor $< 5\Omega$), into pin of device.
7. There is no short-circuit protection inside the device: short-circuits from the output to V_{CC} can cause excessive heating. The maximum output current is approximately 80mA, independent of the magnitude of V_{CC} . Destructive dissipation can result from simultaneous short-circuits on all amplifiers.

Table 2. Operating conditions

Symbol	Parameter	Value	Unit
V_{CC}	Supply voltage	2.7 to 12	V
V_{icm}	Common mode input voltage range	$V_{DD}-0.2$ to $V_{CC}+0.2$	V
T_{oper}	Operating free air temperature range	-40 to +125	°C

3 Electrical characteristics

Table 3. Electrical characteristics measured at $V_{CC} = +3V$, $V_{DD} = 0V$, $V_{icm} = V_{CC}/2$, $T_{amb} = 25^{\circ}C$, and R_L connected to $V_{CC}/2$ (unless otherwise specified)

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
V_{io}	Input offset voltage	TS922, $T=25^{\circ}C$ TS922A, $T=25^{\circ}C$ TS922IJ (flip-chip), $T=25^{\circ}C$			3 0.9 1.5	mV
		$T_{min} \leq T_{amb} \leq T_{max}$ TS922 $T_{min} \leq T_{amb} \leq T_{max}$ TS922A $T_{min} \leq T_{amb} \leq T_{max}$ TS922IJ (flip-chip)			5 1.8 2.5	
DV_{io}	Input offset voltage drift			2		$\mu V/^{\circ}C$
I_{io}	Input offset current $V_{out} = V_{CC}/2$	$T=25^{\circ}C$ $T_{min} \leq T_{amb} \leq T_{max}$		1 30 30	100	nA
I_{ib}	Input bias current $V_{out} = V_{CC}/2$	$T=25^{\circ}C$ $T_{min} \leq T_{amb} \leq T_{max}$		15 100 100	100	nA
V_{OH}	High level output voltage	$R_L = 10k$, $T=25^{\circ}C$ $T_{min} \leq T_{amb} \leq T_{max}$	2.90 2.90			V
		$R_L = 600\Omega$, $T=25^{\circ}C$ $T_{min} \leq T_{amb} \leq T_{max}$	2.87 2.87			V
		$R_L = 32\Omega$, $T=25^{\circ}C$		2.63		V
V_{OL}	Low level output voltage	$R_L = 10k$, $T=25^{\circ}C$ $T_{min} \leq T_{amb} \leq T_{max}$			50 50	mV
		$R_L = 600\Omega$, $T=25^{\circ}C$ $T_{min} \leq T_{amb} \leq T_{max}$			100 100	mV
		$R_L = 32\Omega$, $T=25^{\circ}C$		180		mV
A_{vd}	Large signal voltage gain ($V_{out} = 2V_{p-p}$)	$R_L = 10k$, $T=25^{\circ}C$ $R_L = 10k$, $T_{min} \leq T_{amb} \leq T_{max}$		200		V/mV
		$R_L = 600\Omega$, $T=25^{\circ}C$ $R_L = 600\Omega$, $T_{min} \leq T_{amb} \leq T_{max}$	70			
		$R_L = 32\Omega$, $T=25^{\circ}C$		15	35	
I_{cc}	Total supply current No load, $V_{out} = V_{CC}/2$	$T=25^{\circ}C$ $T_{min} \leq T_{amb} \leq T_{max}$		2	3 3.2	mA
GBP	Gain bandwidth product	$R_L = 600\Omega$		4		MHz
CMR	Common mode rejection ratio	$T=25^{\circ}C$ $T_{min} \leq T_{amb} \leq T_{max}$	60 56	80		dB
SVR	Supply voltage rejection ratio $V_{CC} = 2.7$ to $3.3V$	$T=25^{\circ}C$ $T_{min} \leq T_{amb} \leq T_{max}$	60 60	85		dB
I_o	Output short circuit current		50	80		mA
SR	Slew rate		0.7	1.3		$V/\mu s$
ϕ_m	Phase margin at unit gain	$R_L = 600\Omega$, $C_L = 100pF$		68		Degrees

Table 3. Electrical characteristics measured at $V_{CC} = +3V$, $V_{DD} = 0V$, $V_{icm} = V_{CC}/2$, $T_{amb} = 25^{\circ}C$, and R_L connected to $V_{CC}/2$ (unless otherwise specified) (continued)

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
G_m	Gain margin	$R_L = 600\Omega$, $C_L = 100pF$		12		dB
e_n	Equivalent input noise voltage	$f = 1kHz$		9		$\frac{nV}{\sqrt{Hz}}$
THD	Total harmonic distortion	$V_{out} = 2V_{p-p}$, $F = 1kHz$, $A_v = 1$, $R_L = 600\Omega$		0.005		%
C_s	Channel separation			120		dB

Table 4. Electrical characteristics measured at $V_{CC} = 5V$, $V_{DD} = 0V$, $V_{icm} = V_{CC}/2$, $T_{amb} = 25^{\circ}C$, and R_L connected to $V_{CC}/2$ (unless otherwise specified)

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
V_{io}	Input offset voltage	TS922, $T=25^{\circ}C$			3	mV
		TS922A, $T=25^{\circ}C$			0.9	
DV_{io}	Input offset voltage drift	TS922IJ (flip-chip), $T=25^{\circ}C$			1.5	
		$T_{min} \leq T_{amb} \leq T_{max}$ TS922			5	
		$T_{min} \leq T_{amb} \leq T_{max}$ TS922A			1.8	
I_{io}	Input offset current $V_{out} = V_{CC}/2$	$T_{min} \leq T_{amb} \leq T_{max}$ TS922IJ (flip-chip)			2.5	nA
		$T=25^{\circ}C$				
		$T_{min} \leq T_{amb} \leq T_{max}$				
I_{ib}	Input bias current $V_{out} = V_{CC}/2$	$T=25^{\circ}C$		15	100	nA
		$T_{min} \leq T_{amb} \leq T_{max}$			100	
		$R_L = 10k, T=25^{\circ}C$	4.9			V
V_{OH}	High level output voltage	$T_{min} \leq T_{amb} \leq T_{max}$	4.9			
		$R_L = 600\Omega, T=25^{\circ}C$	4.85			
		$T_{min} \leq T_{amb} \leq T_{max}$	4.85			
V_{OL}	Low level output voltage	$R_L = 32\Omega, T=25^{\circ}C$		4.4		mV
		$R_L = 10k, T=25^{\circ}C$			50	
		$T_{min} \leq T_{amb} \leq T_{max}$			50	
A_{vd}	Large signal voltage gain ($V_{out} = 2V_{p-p}$)	$R_L = 600\Omega, T=25^{\circ}C$			120	mV
		$R_L = 600\Omega, T_{min} \leq T_{amb} \leq T_{max}$			120	
		$R_L = 32\Omega, T=25^{\circ}C$		300		
A_{vd}	Large signal voltage gain ($V_{out} = 2V_{p-p}$)	$R_L = 10k, T=25^{\circ}C$		200		V/mV
		$R_L = 10k, T_{min} \leq T_{amb} \leq T_{max}$	70			
		$R_L = 600\Omega, T=25^{\circ}C$		35		
I_{cc}	Total supply current No load, $V_{out} = V_{CC}/2$,	$R_L = 600\Omega, T_{min} \leq T_{amb} \leq T_{max}$		20		dB
		$R_L = 600\Omega, T=25^{\circ}C$		16		
		$R_L = 32\Omega, T=25^{\circ}C$				
GBP	Gain bandwidth product	$R_L = 600\Omega$		4		MHz
CMR	Common mode rejection ratio	$T=25^{\circ}C$	60	80		dB
		$T_{min} \leq T_{amb} \leq T_{max}$	56			
SVR	Supply voltage rejection ratio $V_{CC} = 4.5$ to $5.5V$	$T=25^{\circ}C$	60	85		dB
		$T_{min} \leq T_{amb} \leq T_{max}$	60			
I_o	Output short circuit current		50	80		mA
SR	Slew rate		0.7	1.3		V/ μ s
ϕ_m	Phase margin at unit gain	$R_L = 600\Omega, C_L = 100pF$		68		Degrees
G_m	Gain margin	$R_L = 600\Omega, C_L = 100pF$		12		dB
e_n	Equivalent input noise voltage	f = 1kHz		9		$\frac{nV}{\sqrt{Hz}}$

Table 4. Electrical characteristics measured at $V_{CC} = 5V$, $V_{DD} = 0V$, $V_{icm} = Vcc/2$, $T_{amb} = 25^{\circ}C$, and R_L connected to $V_{cc}/2$ (unless otherwise specified) (continued)

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
THD	Total harmonic distortion	$V_{out}=2V_{p-p}$, $F=1kHz$, $A_v=1$, $R_L=600\Omega$		0.005		%
C_s	Channel separation			120		dB

Figure 3. Output short circuit current vs. output voltage




Figure 4. Total supply current vs. supply voltage




Figure 5. Voltage gain and phase vs. frequency




Figure 6. Equivalent input noise voltage vs. frequency




Figure 7. THD + noise vs. frequency




Figure 8. THD + noise vs. frequency




Figure 9. THD + noise vs. frequency




Figure 10. THD + noise vs. output voltage




Figure 11. THD + noise vs. output voltage




Figure 12. THD + noise vs. output voltage





Figure 13. Open loop gain and phase vs. frequency



4 Macromodel

4.1 Important note concerning this macromodel

Please consider the following remarks before using this macromodel.

- All models are a trade-off between accuracy and complexity (i.e. simulation time).
- Macromodels are not a substitute to breadboarding; rather, they confirm the validity of a design approach and help to select surrounding component values.
- A macromodel emulates the **nominal** performance of a **typical** device within **specified operating conditions** (temperature, supply voltage, for example). Thus the macromodel is often not as exhaustive as the datasheet, its purpose is to illustrate the main parameters of the product.

Data derived from macromodels used outside of the specified conditions (V_{CC} , temperature, for example) or even worse, outside of the device operating conditions (V_{CC} , V_{icm} , for example), is not reliable in any way.

[Section 4.2](#) presents the electrical characteristics resulting from the use of these macromodels.

4.2 Electrical characteristics from macromodelization

Table 5. Electrical characteristics resulting from macromodel simulation at $V_{CC} = 3V$, $V_{DD} = 0V$, R_L , C_L connected to $V_{CC}/2$, $T_{amb} = 25^\circ C$ (unless otherwise specified)

Symbol	Conditions	Value	Unit
V_{io}		0	mV
A_{vd}	$R_L = 10k\Omega$	200	V/mV
I_{CC}	No load, per operator	1.2	mA
V_{icm}		-0.2 to 3.2	V
V_{OH}	$R_L = 10k\Omega$	2.95	V
V_{OL}	$R_L = 10k\Omega$	25	mV
I_{sink}	$V_O = 3V$	80	mA
I_{source}	$V_O = 0V$	80	mA
GBP	$R_L = 600k\Omega$	4	MHz
SR	$R_L = 10k\Omega$, $C_L = 100pF$	1.3	V/ μ s
ϕ_m	$R_L = 600k\Omega$	68	Degrees

4.3 Macromodel code

```
** Standard Linear Ics Macromodels, 1996.  
** CONNECTIONS:  
* 1 INVERTING INPUT  
* 2 NON-INVERTING INPUT  
* 3 OUTPUT  
* 4 POSITIVE POWER SUPPLY  
* 5 NEGATIVE POWER SUPPLY  
*  
.SUBCKT TS92X 1 2 3 4 5  
*  
.MODEL MDTH D IS=1E-8 KF=2.664234E-16 CJO=10F  
*  
* INPUT STAGE  
CIP 2 5 1.000000E-12  
CIN 1 5 1.000000E-12  
EIP 10 5 2 5 1  
EIN 16 5 1 5 1  
RIP 10 11 8.125000E+00  
RIN 15 16 8.125000E+00  
RIS 11 15 2.238465E+02  
DIP 11 12 MDTH 400E-12  
DIN 15 14 MDTH 400E-12  
VOFP 12 13 DC 153.5u  
VOFN 13 14 DC 0  
IPOL 13 5 3.200000E-05  
CPS 11 15 1e-9  
DINN 17 13 MDTH 400E-12  
VIN 17 5 -0.100000e+00  
DINR 15 18 MDTH 400E-12  
VIP 4 18 0.400000E+00  
FCP 4 5 VOFP 1.865000E+02  
FCN 5 4 VOFN 1.865000E+02  
FIBP 2 5 VOFP 6.250000E-03  
FIBN 5 1 VOFN 6.250000E-03  
* GM1 STAGE *****  
FGM1P 119 5 VOFP 1.1  
FGM1N 119 5 VOFN 1.1  
RAP 119 4 2.6E+06  
RAN 119 5 2.6E+06  
* GM2 STAGE *****  
G2P 19 5 119 5 1.92E-02  
G2N 19 5 119 4 1.92E-02  
R2P 19 4 1E+07  
R2N 19 5 1E+07  
*****  
VINT1 500 0 5  
GCONVP 500 501 119 4 19.38  
VP 501 0 0  
GCONVN 500 502 119 5 19.38  
VN 502 0 0
```

```
***** orientation isink isource *****
VINT2 503 0 5
FCOPY 503 504 VOUT 1
DCOPYP 504 505 MDTH 400E-9
VCOPYP 505 0 0
DCOPYN 506 504 MDTH 400E-9
VCOPYN 0 506 0
*****
F2PP 19 5 poly(2) VCOPYP VP 0 0 0 0 0.5
F2PN 19 5 poly(2) VCOPYP VN 0 0 0 0 0.5
F2NP 19 5 poly(2) VCOPYN VP 0 0 0 0 1.75
F2NN 19 5 poly(2) VCOPYN VN 0 0 0 0 1.75
* COMPENSATION *****
CC 19 119 25p
* OUTPUT *****
DOPM 19 22 MDTH 400E-12
DONM 21 19 MDTH 400E-12
HOPM 22 28 VOUT 6.250000E+02
VIPM 28 4 5.000000E+01
HONM 21 27 VOUT 6.250000E+02
VINM 5 27 5.000000E+01
VOUT 3 23 0
ROUT 23 19 6
COUT 3 5 1.300000E-10
DOP 19 25 MDTH 400E-12
VOP 4 25 1.052
DON 24 19 MDTH 400E-12
VON 24 5 1.052
.ENDS;TS92X
```

5 Package mechanical data

In order to meet environmental requirements, STMicroelectronics offers these devices in ECOPACK® packages. These packages have a Lead-free second level interconnect. The category of second level interconnect is marked on the package and on the inner box label, in compliance with JEDEC Standard JESD97. The maximum ratings related to soldering conditions are also marked on the inner box label. ECOPACK is an STMicroelectronics trademark. ECOPACK specifications are available at: www.st.com.

5.1 Flip-chip package (8 bumps)

Figure 14. Top view and dimensions of 8-bump flip-chip




Figure 15. Flip-chip footprint recommendation







Figure 16. Flip-chip marking (top view)

Note:

Device orientation: the devices are oriented in the carrier pocket with bump number A1 adjacent to the sprocket holes.

5.2 DIP8 package

Ref.	Dimensions					
	Millimeters			Inches		
	Min.	Typ.	Max.	Min.	Typ.	Max.
A		3.3			0.130	
a1	0.7			0.028		
B	1.39		1.65	0.055		0.065
B1	0.91		1.04	0.036		0.041
b		0.5			0.020	
b1	0.38		0.5	0.015		0.020
D			9.8			0.386
E		8.8			0.346	
e		2.54			0.100	
e3		7.62			0.300	
e4		7.62			0.300	
F			7.1			0.280
I			4.8			0.189
L		3.3			0.130	
Z	0.44		1.6	0.017		0.063



The technical drawings illustrate the physical dimensions of the DIP8 package. The top view shows the chip carrier with lead numbers 1 through 8. The side view shows the profile with dimensions A, a1, b, B, B1, e, e3, e4, and Z. The front view shows the footprint with dimensions D, E, and L.

5.3 SO-8 package

Ref.	Dimensions					
	Millimeters			Inches		
	Min.	Typ.	Max.	Min.	Typ.	Max.
A	1.35		1.75	0.053		0.069
A1	0.10		0.25	0.04		0.010
A2	1.10		1.65	0.043		0.065
B	0.33		0.51	0.013		0.020
C	0.19		0.25	0.007		0.010
D	4.80		5.00	0.189		0.197
E	3.80		4.00	0.150		0.157
e		1.27			0.050	
H	5.80		6.20	0.228		0.244
h	0.25		0.50	0.010		0.020
L	0.40		1.27	0.016		0.050
k	8° (max.)					
ddd			0.1			0.04

The technical drawings illustrate the physical dimensions of the SO-8 package. The top view shows the footprint with pins numbered 1 through 8. The side view shows height dimensions H and h. The cross-sectional view shows thicknesses A, A1, A2, and C, along with lead angle h x 45°. Other dimensions include D, E, and L. A note indicates a seating plane at 0.25 mm from the gage plane.

5.4 TSSOP8 package

Ref.	Dimensions					
	Millimeters			Inches		
	Min.	Typ.	Max.	Min.	Typ.	Max.
A			1.2			0.047
A1	0.05		0.15	0.002		0.006
A2	0.80	1.00	1.05	0.031	0.039	0.041
b	0.19		0.30	0.007		0.012
c	0.09		0.20	0.004		0.008
D	2.90	3.00	3.10	0.114	0.118	0.122
E	6.20	6.40	6.60	0.244	0.252	0.260
E1	4.30	4.40	4.50	0.169	0.173	0.177
e		0.65			0.0256	
K	0°		8°	0°		8°
L	0.45	0.60	0.75	0.018	0.024	0.030
L1		1			0.039	

The technical drawing illustrates the physical dimensions and pinout of the TSSOP8 package. It includes:

- Top View:** Shows the package outline with pins numbered 1 through 8. Pin 1 is at the bottom right. A callout indicates the seating plane.
- Side View:** Shows the height E1, lead thickness A, lead width A2, lead pitch b, and lead height c. A callout specifies a gage plane at 0.25 mm (.010 inch).
- Pin Identification:** A callout points to the bottom right corner of the package outline, labeled "PIN 1 IDENTIFICATION".

6 Ordering information

Table 6. Order codes

Part number	Temperature range	Package	Packaging	Marking
TS922IN	-40°C, +125°C	DIP8	Tube	TS922IN
TS922AIN				TS922AIN
TS922ID/IDT		SO-8	Tube or tape & reel	922I
TS922AID/AIDT				922AI
TS922IPT		TSSOP8 (Thin shrink outline package)	Tape & reel	922I
TS922AIPT				922AI
TS922IJT/EIJT		Flip-chip	Tape & reel	922
TS922IYD/IYDT		SO-8 (automotive grade level)	Tube or tape & reel	922IY
TS922AIYD/AIYDT				922AIY
TS922IYPT		TSSOP8 (automotive grade level)	Tape & reel	922IY
TS922AIYPT				922AY

7 Revision history

Table 7. Document revision history

Date	Revision	Changes
1-Feb-2001	1	First release.
1-Jul-2004	2	Flip-chip package inserted in the document.
2-May-2005	3	Modifications in AMR Table 1 on page 4 (explanation of V_{id} and V_i limits, ESD MM and CDM values added, R_{thja} added).
1-Aug-2005	4	PPAP references inserted in the datasheet, see Table 6 on page 19 .
1-Mar-2006	5	TS922EIJT part number inserted in the datasheet, see Table 6 on page 19 .
26-Jan-2007	6	Modifications in AMR Table 1 on page 4 (R_{thjc} added), parameter limits on full temperature range added in Table 3 on page 5 and Table 4 on page 7 .

Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED IN WRITING BY AN AUTHORIZED ST REPRESENTATIVE, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2007 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com