



Order

Now







SBVS402-APRIL 2020

TPS7B81 150-mA, 40-V, Ultra-Low-I_Q, Low-Dropout Regulator

Features

- Wide input voltage range: 3 V to 40 V
- Output current: 150 mA
- Ultra-low quiescent current (I_O):
 - 2.7 µA typical at light loads
 - 4.5 µA maximum at light loads
- Accuracy: 1.5% over line, load, and temperature
- Typical dropout voltage: 180 mV at 100 mA
- Wide enable voltage range: 2 V to V_{IN} (40 V max)
- Input voltage transient tolerance: 45 V
- Fixed 5-V and 3.3-V output options
- Current limit and thermal shutdown protection
- Stable with a wide range of capacitors (1 µF to 200 µF)⁽¹⁾
- Junction temperature range: -40°C to +150°C
- High thermal performance packages:
 - DGN (8-pin HVSSOP), R_{0.IA} = 63.9°C/W
 - DRV (6-pin WSON), $R_{\theta JA} = 72.8^{\circ}C/W$

(1)See the output capacitor requirements in the Recomended **Operation Conditions table**

2 Applications

- Smoke and heat detectors
- Thermostats
- Motion detectors (PIR, uWave, and so forth)
- Cordless power tools
- Appliance battery packs
- Motor drives

Typical Application Schematic



3 Description

The TPS7B81 is a low-dropout (LDO) linear regulator that operates from input voltages up to 40 V and can supply up to 150 mA in current. With only 2.7 µA of quiescent current at light loads, the device is an excellent choice for wide input supply designs and high cell count battery applications that need very low standby power consumption. The 45-V transient provides additional tolerance headroom for applications where inductive kickback may be present, thereby reducing external circuitry for voltage suppression.

With integrated short-circuit and overcurrent limiting, the TPS7B81 protects the system during fault conditions. In addition to the low standby power consumption, the very low dropout voltage in light load conditions helps maintain regulation even when powered by depleted batteries.

The TPS7B81 is available in thermally enhanced, 8pin HVSSOP and 6-pin WSON packages. Both packages offer high thermal conductivity, and their small size supports compact design, making them well suited for space-limited applications such as power tools or motor drive modules and battery packs.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)	
TPS7B81	HVSSOP (8)	3.00 mm × 3.00 mm	
1957601	WSON (6)	2.00 mm × 2.00 mm	

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Quiescent Current vs Ambient Temperature $(V_{OUT} = 3.3 V)$



ÈXAS NSTRUMENTS

www.ti.com

Table of Contents

1	Feat	tures	1
2	Арр	lications	1
3	Des	cription	1
4	Rev	ision History	2
5	Pin	Configuration and Functions	3
6	Spe	cifications	4
	6.1	Absolute Maximum Ratings	. 4
	6.2	ESD Ratings	. 4
	6.3	Recommended Operating Conditions	. 4
	6.4	Thermal Information	. 4
	6.5	Electrical Characteristics	. 5
	6.6	Typical Characteristics	. 6
7	Deta	ailed Description	10
	7.1	Overview	10
	7.2	Functional Block Diagram	10
	7.3	Feature Description	10

	7.4	Device Functional Modes	11
8	App	lication and Implementation	12
	8.1	Application Information	12
	8.2	Typical Application	15
9	Pow	er Supply Recommendations	16
10	Lay	out	17
	10.1	Layout Guidelines	17
	10.2	Layout Example	17
11	Dev	ice and Documentation Support	18
	11.1	Receiving Notification of Documentation Updates	18
	11.2	Support Resources	18
	11.3	Trademarks	18
	11.4	Electrostatic Discharge Caution	18
	11.5	Glossary	18
12		hanical, Packaging, and Orderable	
	Info	mation	18

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

DATE	REVISION	NOTES
April 2020	*	Initial release.



5 Pin Configuration and Functions





Pin Functions

PIN		PIN		PIN		
NO.		0.	I/O	DESCRIPTION		
NAME	DGN	DRV				
DNC	_	5	—	Do not connect to a biased voltage. Tie this pin to ground or leave floating.		
EN	2	2	I	Enable input pin. Drive EN greater than V_{IH} to turn on the regulator. Drive EN less than V_{IL} to put the low-dropout (LDO) into shutdown mode.		
GND	4, 5, 6	3,4	_	Ground reference		
IN	1	1	I	Input power-supply pin. For best transient response and to minimize input impedance, use the recommended value or larger ceramic capacitor from IN to ground as listed in the <i>Recommended Operating Conditions</i> table and the <i>Input Capacitor</i> section. Place the input capacitor as close to the output of the device as possible.		
NC	3, 7	—	—	Not internally connected		
OUT	8	6	0	Regulated output voltage pin. A capacitor is required from OUT to ground for stability. For best transient response, use the nominal recommended value or larger ceramic capacitor from OUT to ground; see the <i>Recommended Operating Conditions</i> table and the <i>Output Capacitor</i> section. Place the output capacitor as close to output of the device as possible.		
Thermal pad		—	Connect the thermal pad to a large-area GND plane for improved thermal performance.			

6 Specifications

6.1 Absolute Maximum Ratings

over operating ambient temperature range (unless otherwise noted)⁽¹⁾⁽²⁾

		MIN	MAX	UNIT
V _{IN}	Unregulated input voltage ⁽³⁾	-0.3	45	V
V _{EN}	Enable input voltage ⁽³⁾	-0.3	V _{IN}	V
V _{OUT}	Regulated output	-0.3	7	V
TJ	Junction temperature	-40	150	°C
T _{stg}	Storage temperature	-40	150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values are with respect to GND.

(3) Absolute maximum voltage, can withstand 45 V for 200 ms.

6.2 ESD Ratings

			VALUE	UNIT
V	Flastrastatia disabarga	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2000	
V(ESD)	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101 $^{\left(2\right) }$	±500	v

(1) JEDEC document JEP155 states that 2-kV HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 500-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating ambient temperature range (unless otherwise noted)

		MIN	MAX	UNIT
V _{IN}	Unregulated input voltage	3	40	V
V _{EN}	Enable input voltage	0	V _{IN}	V
C _{OUT}	Output capacitor requirements ⁽¹⁾	1	200	μF
ESR	Output capacitor ESR requirements ⁽²⁾	0.001	5	Ω
T _A	Ambient temperature	-40	125	°C
TJ	Junction temperature	-40	150	°C

(1) The output capacitance range specified in the table is the effective capacitance value.

(2) Relevant ESR value at f = 10 kHz

6.4 Thermal Information

		TPS	TPS7B81		
	THERMAL METRIC ⁽¹⁾	DGN (HVSSOP)	DRV (WSON)	UNIT	
		8 PINS	6 PINS		
R_{\thetaJA}	Junction-to-ambient thermal resistance	63.9	72.8	°C/W	
R _{0JC(top)}	Junction-to-case (top) thermal resistance	50.2	85.8	°C/W	
$R_{\theta JB}$	Junction-to-board thermal resistance	22.6	37.4	°C/W	
ΨЈТ	Junction-to-top characterization parameter	1.8	2.7	°C/W	
Ψјв	Junction-to-board characterization parameter	22.3	37.3	°C/W	
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	12.1	13.8	°C/W	

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.



6.5 Electrical Characteristics

over operating ambient temperature range, $T_J = -40^{\circ}$ C to +150°C, $V_{IN} = 14$ V, and 10-µF ceramic output capacitor (unless otherwise noted)

	PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
SUPPLY	VOLTAGE AND CURREN	T (IN)						
V _{IN}	Input voltage				V _{OUT(Nom)} + V _(Dropout)		40	V
I _(SD)	Shutdown current	EN = 0 V	EN = 0 V			0.3	1	μA
		$V_{IN} = 6 V \text{ to } 40$	V, EN ≥ 2 V, I _{OUT} = 0 mA			1.9	3.5	
I _(Q)	Quiescent current	$V_{\rm m} = 6 V to 40$	V, EN ≥ 2 V, I _{OUT} = 0.2 mA	DGN package		2.7	6.5	μA
		VIN = 0 V 10 40	v, EN = 2 v, 1001 - 0.2 mA	DRV package		2.7	4.5	
V _{(IN,}	V _{IN} undervoltage	Ramp V _{IN} down	until the output turns off				2.7	V
UVLO)	detection	Hysteresis				200		mV
ENABLE	INPUT (EN)				a			
V _{IL}	Logic-input low level						0.7	V
VIH	Logic-input high level				2			V
I _{EN}	Enable current					10		nA
REGULA	TED OUTPUT (OUT)							
V _{OUT}	Regulated output	$V_{IN} = V_{OUT} + V_{(I)}$ $I_{OUT} = 1 \text{ mA to } T$	_{Dropout)} to 40 V, 150 mA		-1.5%		1.5%	
V _{(Line-} Reg)	Line regulation	$V_{IN} = 6 V \text{ to } 40$	V, I _{OUT} = 10 mA				10	mV
V _{(Load-}	Lood regulation		V _{IN} = 14 V, I _{OUT} = 1 mA to 150 mA				20	mV
Reg)	Load regulation	$v_{\rm IN} = 14$ V, $I_{\rm OUT}$	= 1 ma to 150 ma	DRV package			10	mv
		V _{OUT} = 5 V	I _{OUT} = 150 mA	DGN package		270	540	
				DRV package		325	585	mV
			Iour = 150 mA	DGN package		180	350	
V _(Dropout)	Dropout voltage			DRV package		200	390	
				DGN package			650	
		V _{OUT} = 3.3 V		DRV package		345	675	
			I _{OUT} = 100 mA			255	450	
I _{OUT}	Output current	V _{OUT} in regulation 5.8 V for the fixed	on, V _{IN} = 7 V for the fixed 5-Ved 3.3-V option	V option, $V_{IN} =$	0		150	mA
I _(CL)	Output current limit	V _{OUT} short to 90	V _{OUT} short to 90% × V _{OUT}			510	690	mA
PSRR	Power-supply ripple rejection	V _(Ripple) = 0.5 V _F 2.2 µF	$V_{(Ripple)}$ = 0.5 V_{PP},I_{OUT} = 10 mA, frequency = 100 Hz, C_{OUT} = 2.2 μF			60		dB
OPERAT	ING TEMPERATURE RAN	IGE					4	
T _(SD)	Junction shutdown temperature					175		٥C
T _(HYST)	Hysteresis of thermal shutdown					20		٥C

6.6 Typical Characteristics

at $T_J = -40^{\circ}C$ to +150°C, $V_{IN} = 14$ V, and $V_{EN} \ge 2$ V (unless otherwise noted)





Typical Characteristics (continued)



Typical Characteristics (continued)



8



Typical Characteristics (continued)







7 Detailed Description

7.1 Overview

The TPS7B81 is a 40-V, 150-mA, low-dropout (LDO) linear regulator with ultra-low quiescent current. This voltage regulator consumes only 3 μ A of quiescent current at light load, and is quite suitable for always-on applications.

7.2 Functional Block Diagram



7.3 Feature Description

7.3.1 Device Enable (EN)

The EN pin is a high-voltage-tolerant pin. A high input activates the device and turns the regulation on. Connect this pin to an external microcontroller or a digital circuit to enable and disable the device, or connect to the IN pin for self-bias applications.

7.3.2 Undervoltage Shutdown

This device has an integrated undervoltage lockout (UVLO) circuit to shut down the output if the input voltage (V_{IN}) falls below an internal UVLO threshold $(V_{(UVLO)})$. This feature ensures that the regulator does not latch into an unknown state during low-input-voltage conditions. If the input voltage has a negative transient that drops below the UVLO threshold and recovers, the regulator shuts down and powers up with a normal power-up sequence when the input voltage is above the required level.

7.3.3 Current Limit

This device features current-limit protection to keep the device in a safe operating area when an overload or output short-to-ground condition occurs. This feature protects the device from excessive power dissipation. For example, during a short-circuit condition on the output, the fault protection limits the current through the pass element to $I_{(LIM)}$ to protect the device from excessive power dissipation.

7.3.4 Thermal Shutdown

This device incorporates a thermal shutdown (TSD) circuit as protection from overheating. For continuous normal operation, the junction temperature must not exceed the TSD trip point. If the junction temperature exceeds the TSD trip point, the output turns off. When the junction temperature falls below the TSD trip point minus the thermal shutdown hysteresis, the output turns on again.



7.4 Device Functional Modes

7.4.1 Operation With V_{IN} Lower Than 3 V

The device normally operates with input voltages above 3 V. The device can also operate at lower input voltages; the maximum UVLO voltage is 2.7 V. The device does not operate at input voltages below the actual UVLO voltage.

7.4.2 Operation With V_{IN} Larger Than 3 V

When V_{IN} is greater than 3 V, if V_{IN} is also higher than the output set value plus the device dropout voltage, V_{OUT} is equal to the set value. Otherwise, V_{OUT} is equal to V_{IN} minus the dropout voltage.

OPERATING MODE	PARAMETER					
Normal mode	$V_{IN} > V_{OUT(nom)} + V_{(Dropout)}$ and $V_{IN} \ge 3 V$	$V_{EN} > V_{IH}$	I _{OUT} < I _{CL}	T _J < 160°C		
Dropout mode	$3V \le V_{IN} < V_{OUT(nom)} + V_{(Dropout)}$	$V_{EN} > V_{IH}$	I _{OUT} < I _{CL}	T _J < 160°C		
Disabled mode (any true condition disables the device)	V _{IN} < V _(IN, UVLO)	V _{EN} < V _{IL}	_	T _J > 160°C		

 Table 1. Device Functional Mode Comparison

8 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

The TPS7B81 is a 150-mA, 40-V, low-dropout (LDO) linear regulator with ultralow quiescent current. The PSpice transient model is available for download on the product folder and can be used to evaluate the basic functionality of the device.

8.1.1 Power Dissipation

Circuit reliability demands that proper consideration is given to device power dissipation, location of the circuit on the printed circuit board (PCB), and correct sizing of the thermal plane. The PCB area around the regulator must be as free as possible of other heat-generating devices that cause added thermal stresses.

As a first-order approximation, power dissipation in the regulator depends on the input-to-output voltage difference and load conditions. Equation 1 approximates P_D:

 $P_D = (V_{IN} - V_{OUT}) \times I_{OUT}$

(1)

An important note is that power dissipation can be minimized, and thus greater efficiency achieved, by proper selection of the system voltage rails. Proper selection allows the minimum input-to-output voltage differential to be obtained. The low dropout of the device allows for maximum efficiency across a wide range of output voltages.

The main heat conduction path for the device is through the thermal pad on the package. As such, the thermal pad must be soldered to a copper pad area under the device. This pad area contains an array of plated vias that conduct heat to any inner plane areas or to a bottom-side copper plane.

The maximum power dissipation determines the maximum allowable junction temperature (T_J) for the device. According to Equation 2, power dissipation and junction temperature are most often related by the junction-toambient thermal resistance $(R_{\theta JA})$ of the combined PCB, device package, and the temperature of the ambient air (T_A) . This equation is rearranged for output current in Equation 3.

$T_{J} = T_{A} + R_{\theta JA} \times P_{D}$	(2)
$I_{OUT} = (T_J - T_A) / [R_{\theta JA} \times (V_{IN} - V_{OUT})]$	(3)

Unfortunately, this thermal resistance ($R_{\theta JA}$) is highly dependent on the heat-spreading capability built into the particular PCB design, and therefore varies according to the total copper area, copper weight, and location of the planes. The $R_{\theta JA}$ recorded in the *Thermal Information* table is determined by the JEDEC standard, PCB, and copper-spreading area, and is only used as a relative measure of package thermal performance. For a well-designed thermal layout, $R_{\theta JA}$ is actually the sum of the package junction-to-case (bottom) thermal resistance ($R_{\theta JCbot}$) plus the thermal resistance contribution by the PCB copper.

Figure 25 through Figure 28 illustrate the functions of $R_{\theta JA}$ and ψ_{JB} versus copper area and thickness. These plots are generated with a 101.6-mm x 101.6-mm PCB of two and four layers. For the four-layer board, inner planes use a 1-oz copper thickness. Outer layers are simulated with both 1-oz and 2-oz copper thicknesses. A 2 x 1 array of thermal vias with a 300-µm drill diameter and a 25-µm copper (Cu) plating is located beneath the thermal pad of the device. The thermal vias connect the top layer, the bottom layer and, in the case of the 4-layer board, the first inner GND plane. The copper plane of each layer is of an equal area.



Application Information (continued)







Figure 26. ψ_{JB} versus Cu Area for the WSON (DRV) Package

Application Information (continued)







Figure 28. ψ_{JB} versus Cu Area for the HVSSOP (DGN) Package



Application Information (continued)

8.1.1.1 Estimating Junction Temperature

The JEDEC standard now recommends the use of psi (Ψ) thermal metrics to estimate the junction temperatures of the LDO when in-circuit on a typical PCB board application. These metrics are not strictly speaking thermal resistance, but rather offer practical and relative means of estimating junction temperatures. These psi metrics are determined to be significantly independent of the copper-spreading area. The key thermal metrics (Ψ_{JT} and Ψ_{JB}) are used in accordance with Equation 4 and given in the *Thermal Information* table.

$$\Psi_{JT}: T_J = T_T + \Psi_{JT} \times P_D$$
$$\Psi : T = T + \Psi \times P$$

 $\Psi_{\mathsf{JB}}: \mathsf{I}_{\mathsf{J}} = \mathsf{I}_{\mathsf{B}} + \Psi_{\mathsf{JB}} \times \mathsf{P}_{\mathsf{D}}$

where:

- P_D is the power dissipated as explained in Equation 1
- T_T is the temperature at the center-top of the device package
- T_B is the PCB surface temperature measured 1 mm from the device package and centered on the package edge
 (4)

8.2 Typical Application

Figure 29 shows a typical application circuit for the TPS7B81. Different external component values can be used, depending on the end application. An application may require a larger output capacitor during fast load steps to prevent a large drop on the output voltage. TI recommends using a low-equivalent series resistance (ESR) ceramic capacitor with an X5R- or X7R-type dielectric.



Figure 29. Typical Application Schematic

8.2.1 Design Requirements

Use the parameters listed in Table 2 for this design example.

Table 2.	Design	Requirements	Parameters
----------	--------	--------------	------------

PARAMETER	VALUE					
Input voltage range	3 V to 40 V					
Output voltage	5 V or 3.3 V					
Output current	150 mA maximum					

8.2.2 Detailed Design Procedure

To begin the design process, determine the following:

- Input voltage range
- Output voltage
- Output current

8.2.2.1 Input Capacitor

Although an input capacitor is not required for stability, good analog design practice is to connect a 10- μ F to 22- μ F capacitor from IN to GND. This capacitor counteracts reactive input sources and improves transient response, input ripple rejection, and PSRR. The voltage rating must be greater than the maximum input voltage.

Copyright © 2020, Texas Instruments Incorporated



8.2.2.2 Output Capacitor

To ensure the stability of the TPS7B81, the device requires an output capacitor with a value in the range from 1 μ F to 200 μ F and with an ESR range between 0.001 Ω and 5 Ω . TI recommends selecting a ceramic capacitor with low ESR to improve the load transient response.



8.2.3 Application Curve



9 Power Supply Recommendations

The device is designed to operate from an input voltage supply range from 3 V to 40 V. The input supply must be well regulated. If the input supply is located more than a few inches from the TPS7B81, TI recommends adding a capacitor with a value greater than or equal to 10 μ F with a 0.1- μ F bypass capacitor in parallel at the input.



10 Layout

10.1 Layout Guidelines

Layout is an important step for LDO power supplies, especially for high-voltage and large output current supplies. If the layout is not carefully designed, the regulator can fail to deliver enough output current because of thermal limitations. To improve the thermal performance of the device, and to maximize the current output at high ambient temperature, spread the copper under the thermal pad as far as possible and put enough thermal vias on the copper under the thermal pad. Figure 31 shows an example layout.

10.2 Layout Example



Figure 31. Example Layout Diagram

<u>www.ti.</u>com

11 Device and Documentation Support

11.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

11.2 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

11.3 Trademarks

PowerPAD, E2E are trademarks of Texas Instruments. All other trademarks are the property of their respective owners.

11.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

11.5 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



30-Apr-2020

PACKAGING INFORMATION

Orderable Device	Status	Package Type	•	Pins	•	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
TPS7B8133DGNR	ACTIVE	HVSSOP	DGN	8	2500	Green (RoHS & no Sb/Br)	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	26BX	Samples
TPS7B8133DRVR	PREVIEW	WSON	DRV	6	3000	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	26DH	
TPS7B8150DGNR	ACTIVE	HVSSOP	DGN	8	2500	Green (RoHS & no Sb/Br)	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	26CX	Samples
TPS7B8150DRVR	PREVIEW	WSON	DRV	6	3000	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	26EH	

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <= 1000ppm threshold. Antimony trioxide based flame retardants must also meet the <= 1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



PACKAGE OPTION ADDENDUM

30-Apr-2020

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF TPS7B81 :

• Automotive: TPS7B81-Q1

NOTE: Qualified Version Definitions:

• Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*/	All dimensions are nominal												
	Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
	TPS7B8133DGNR	HVSSOP	DGN	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
	TPS7B8150DGNR	HVSSOP	DGN	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1

TEXAS INSTRUMENTS

www.ti.com

PACKAGE MATERIALS INFORMATION

1-May-2020



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS7B8133DGNR	HVSSOP	DGN	8	2500	366.0	364.0	50.0
TPS7B8150DGNR	HVSSOP	DGN	8	2500	366.0	364.0	50.0

DGN (S-PDSO-G8)

PowerPAD[™] PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

- C. Body dimensions do not include mold flash or protrusion.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com http://www.ti.com.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.

F. Falls within JEDEC MO-187 variation AA-T

PowerPAD is a trademark of Texas Instruments.



PACKAGE OUTLINE

DGN0008G

PowerPAD[™] VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-187.



PowerPAD is a trademark of Texas Instruments.

DGN0008G

EXAMPLE BOARD LAYOUT

PowerPAD[™] VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
- 8. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown
- on this view. It is recommended that vias under paste be filled, plugged or tented.
- 9. Size of metal pad may vary due to creepage requirement.



DGN0008G

EXAMPLE STENCIL DESIGN

PowerPAD[™] VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 10. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 11. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated