

www.ti.com SLVS881-SEPTEMBER 2009

10-Channel Level Shifter and VCOM Buffer

FEATURES

- 10-Channel Level Shifter, Organized as Two Groups of 8 + 2 Channels
- Separate Positive Supplies (V_{GH}) for Each Group
- V_{GH} Levels up to 38V
- V_{GL} Levels down to -13V
- Logic Level Inputs
- High Peak Output Currents
- High-Speed V_{COM} Buffer
- 28-Pin 5x5 mm QFN Package

APPLICATIONS

 Large Format LCD Displays using GIP Technology


DESCRIPTION

The TPS65190 is a combined multi-channel level-shifter and V_{COM} buffer intended for use in large format LCD display applications such as TVs and monitors. The device converts the logic-level signals generated by the Timing Controller (T-CON) to the high-level gate drive signals used by the display panel and amplifies/buffers an externally generated V_{COM} voltage.

The 10 level shifter channels are organized as 2 groups, each with its own positive supply. Channels 1-6 and 9-10 are supplied by V_{GH1} and channels 7-8 are supplied by V_{GH2} . The two positive supplies can be tied together if one positive supply voltage is used for all level shifter channels. Both level shifter groups use the same negative supply V_{GL} .

The level-shifters feature low impedance output stages that achieve fast rise and fall times even when driving significant capacitive loads.

The uncommitted high-speed operational amplifier features a high slew rate and high peak current capability that make it particularly suitable for driving the panel's common rail (V_{COM}).





Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

ORDERING INFORMATION⁽¹⁾

T _A	T _A ORDERING		PACKAGE MARKING		
−40 to 85°C	TPS65190RHDR	28-Pin QFN	TPS65190		

⁽¹⁾ The device is supplied taped and reeled, with 3000 devices per reel.

ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range (unless otherwise noted) (1)

		VALUE	UNIT
	Voltage on VGH1, VGH2 ⁽²⁾	45	V
	Voltage on VGL ⁽²⁾	-15	V
	Voltage on AVDD ⁽²⁾	20	V
	Voltage on IN1 through IN10 (2)	-0.3 to 7.0	V
	Voltage on POS, NEG ⁽²⁾	-0.3 to V _{AVDD} + 0.3	V
	Differential voltage between POS and NEG	±V _{AVDD}	V
	ESD Rating HBM	2	kV
	ESD Rating MM	200	V
	ESD Rating CDM	700	V
	Continuous power dissipation	See Dissipation Rat	ing Table
T _A	Operating ambient temperature range	-40 to 85	°C
T_{J}	Operating junction temperature range	-40 to 150	°C
T _{STG}	Storage temperature range	-65 to 150	°C

⁽¹⁾ Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

DISSIPATION RATINGS

PACKAGE	$\theta_{ extsf{JA}}$	T _A ≤ 25°C POWER RATING	T _A = 70°C POWER RATING	T _A = 85°C POWER RATING
28-Pin QFN ⁽¹⁾	35 °C/W	3.57 W	2.29 W	1.86 W

⁽¹⁾ Refer to application section on how to improve thermal resistance θ_{JA} .

RECOMMENDED OPERATING CONDITIONS

		MIN	TYP	MAX	UNIT
V _{GH1}	Positive supply voltage range	12	30	38	V
V_{GH2}	Positive supply voltage range	12	30	38	V
V_{GL}	Negative supply voltage range	-2	-6.2	-13	V
V_{IN}	Level shifter input voltage range	3	3.3	5	V
V _{AVDD}	Operational amplifier positive supply voltage range	8	15	20	V
V_{POS} , V_{NEG}	Operational amplifier common-mode input voltage range	1	0.5 x V _{AVDD}	V _{AVDD} -1	V
T_A	Operating ambient temperature	-40		85	°C
T_J	Operating junction temperature	-40		125	°C

Product Folder Link(s): TPS65190

⁽²⁾ Voltage values are with respect to the GND pin

www.ti.com SLVS881-SEPTEMBER 2009

ELECTRICAL CHARACTERISTICS

 $V_{GH1} = V_{GH2} = 30 \text{ V}; V_{GL} = -6.2 \text{ V}; V_{AVDD} = 15 \text{ V}; T_A = -40 ^{\circ}\text{C}$ to 85 $^{\circ}\text{C}$; typical values are at 25 $^{\circ}\text{C}$ unless otherwise noted.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
LEVEL S	HIFTER				<u> </u>	
I _{GH1}	V _{GH1} Supply current	IN1 to IN10 = GND		0.18	1	mA
I _{GH2}	V _{GH2} Supply current	IN1 to IN10 = GND		0.012	0.1	mA
I_{GL}	V _{GL} Supply current	IN1 to IN10 = GND		0.015	0.1	mA
I _{OUTX}	Peak output current	Channels 1-8, sourcing		490		mA
		Channels 1-8, sinking		850		
		Channels 9-10, sourcing		250		
		Channels 9-10, sinking		450		
I _{INX}	Input current	Channels 1-10, inputs connected to GND		-0.003	±1	μА
	•	Channels 1-10, inputs connected to 3.3 V		-0.002	±1	•
V _{IH}	High level input threshold	Channels 1 through 10			2.0	V
V _{IL}	Low level input threshold	Channels 1 through 10	0.5			V
V _{DROPH}	Output voltage drop high	Channels 1 through 8, I _{OUT} = 10 mA		0.19	0.4	V
5.1.0		Channels 9 and 10, I _{LOAD} = 10 mA		0.36	1	
V _{DROPL}	Output voltage drop low	Channels 1 through 8, I _{OUT} = −10 mA		0.06	0.4	V
DITOLE		Channels 9 and 10, I _{OUT} = -10 mA		0.11	1	
t _R	Rise time	Channels 1 through 8. C _{OUT} = 4.7 nF ⁽¹⁾		404	600	ns
K		Channels 9 and 10. C _{OUT} = 4.7 nF ⁽¹⁾		740	950	
t _F	Fall time	Channels 1 through 8. C _{OUT} = 4.7 nF ⁽¹⁾		192 370		ns
•		Channels 9 and 10. C _{OUT} = 4.7 nF ⁽¹⁾		377	700	
t _{PH}		Rising edge, C _{OUT} = 150 pF		27		ns
t _{PL}	Propagation delay	Falling edge, C _{OUT} = 150 pF		40		
	IONAL AMPLIFIER	3 3 7 301 1				
I _{AVDD}	Supply current	V _{CM} = 7.5 V, unity gain, no load		5.4		mA
Vos	Input offset voltage	V _{CM} = 7.5 V		1	±20	mV
I _{IB}	Input bias current	V _{CM} = 7.5 V		0.001	±0.1	μА
V _{CM}	Common-mode input voltage range	V _{AVDD} = 8 V to 20 V	1		V _{AVDD} -1	·V
CMRR	Common mode rejection ratio	V _{CM} = 1 V to 14 V, 1 Hz, no load		93	AVDD	dB
A _{VOL}	Open loop gain	V _{OUT} = 0.5 V to 14.5 V, no load		88		dB
V _{DROPL}	Output voltage drop low	$I_0 = -10 \text{ mA}$		52	200	mV
V _{DROPH}	Output voltage drop high	I _O = 10 mA		85	200	mV
PSRR	Power supply rejection ratio	Measured at 1 Hz		90		dB
BW	Small signal unity gain bandwidth	-3 dB, V _{IN} = 100 mV _{PP}		76		MHz
	Slew rate, rising	$A_V = 1$, $V_{CM} = 7.5$ V, $V_{IN} = 2$ V_{PP}		66		
SR	Slew rate, falling	- Com - MV - II		53		V/μs
I _O	Output current	Peak. V _{CM} = 7.5 V	±200	±450		
•	•	V _{OUT} = 13 V, sourcing	100	225		mA
		$V_{OUT} = 2 \text{ V, sinking}$	-100	317		
I _{SC}	Short circuit current	OUT shorted to GND or AVDD ⁽²⁾	±250	±498	±900	mA


Copyright © 2009, Texas Instruments Incorporated

⁽¹⁾ Rise and fall times are measured between 10% and 90% of the waveform's maximum amplitude.
(2) To prevent overheating, short-circuit conditions must not be allowed to a short and the short are short as a short and the short are short as a short and the short are short as a sh To prevent overheating, short-circuit conditions must not be allowed to persist indefinitely. The maximum allowable duration of short-circuit conditions will be determined by the IC's junction-to-ambient thermal resistance (θ_{JA}) and the ambient temperature of the application.



DEVICE INFORMATION

PIN ASSIGNMENT



PIN FUNCTIONS

PIN		1/0	DESCRIPTION				
NAME	NO.	I/O	DESCRIPTION				
IN9	1	I	Level shifter channel 9 input				
IN8	2	I	Level shifter channel 8 input				
IN7	3	I	Level shifter channel 7 input				
IN6	4	I	Level shifter channel 6 input				
IN5	5	I	Level shifter channel 5 input				
IN4	6	I	Level shifter channel 4 input				
IN3	7	I	Level shifter channel 3 input				
IN2	8	I	Level shifter channel 2 input				
IN1	9	I	Level shifter channel 1 input				
VGH1	10	Р	Positive supply for level shifter channels 1-6 and 9-10				
VGL	11	Р	Negative supply voltage for all level shifter channels				
VGH2	12	Р	Positive supply for level shifter channels 7-8				
OUT1	13	0	Level shifter channel 1 output				
OUT2	14	0	Level shifter channel 2 output				
OUT3	15	0	Level shifter channel 3 output				
OUT4	16	0	Level shifter channel 4 output				
OUT5	17	0	Level shifter channel 5 output				
OUT6	18	0	Level shifter channel 6 output				
OUT7	19	0	Level shifter channel 7 output				
OUT8	20	0	Level shifter channel 8 output				
OUT9	21	0	Level shifter channel 9 output				
OUT10	22	0	Level shifter channel 10 output				
GND	23	Р	Ground connection for level shifter and operational amplifier.				
AVDD	24	Р	Operational amplifier positive supply				
OUT	25	0	Operational amplifier output				
NEG	26	I	Operational amplifier inverting input				
POS	27	1	Operational amplifier non-inverting input				



www.ti.com SLVS881-SEPTEMBER 2009


PIN FUNCTIONS (continued)

PIN	1	1/0	DESCRIPTION			
NAME NO.		1/0	DESCRIPTION			
IN10	28	I	Level shifter channel 10 input			
Exposed The	rmal Die	Р	Connect to the system V _{GL} connection.			

TYPICAL CHARACTERISTICS

TABLE OF GRAPHS

LEVEL SHIFTER		
Rise time	Channels 1-8, C _{OUT} = 8 pF	Figure 1
	Channels 1-8, C _{OUT} = 4.7 nF	Figure 2
	Channels 9-10, C _{OUT} = 8 pF	Figure 3
	Channels 9-10, C _{OUT} = 4.7 nF	Figure 4
Fall time	Channels 1-8, C _{OUT} = 8 pF	Figure 5
	Channels 1-8, C _{OUT} = 4.7 nF	Figure 6
	Channels 9-10, C _{OUT} = 8 pF	Figure 7
	Channels 9-10, C _{OUT} = 4.7 nF	Figure 8
Propagation delay, channels 1 to 8	Channels 1-8, rising, C _{OUT} = 8 pF	Figure 9
	Channels 1-8, falling, C _{OUT} = 8 pF	Figure 10
	Channels 9-10, rising, C _{OUT} = 8 pF	Figure 11
	Channels 9-10, falling, C _{OUT} = 8 pF	Figure 12
Peak output current	Channels 1-8, C _{OUT} = 10 nF	Figure 13
	Channels 9-10, C _{OUT} = 10 nF	Figure 14
Output voltage drop	Output low	Figure 15
	Output high	Figure 16
OPERATIONAL AMPLIFIER		
Small signal frequency response	V _{CM} = 7.5 V, V _{IN} = 100 mV _{PP}	Figure 17
Output voltage drop		Figure 18
Slew rate	Output rising, C _{OUT} = 150 pF	Figure 19
	Output falling, C _{OUT} = 150 pF	Figure 20







Figure 2.

Copyright © 2009, Texas Instruments Incorporated

Submit Documentation Feedback










www.ti.com

PROPAGATION DELAY - RISING PROPAGATION DELAY - FALLING IN-OUT, CHANNELS 1-8, Cout=8pF IN-OUT, CHANNELS 1-8, C_{out} =8pF V_{ουτ} 10V/div 1V/div V_{IN} 1V/div ■ V_{оит} 10V/div ² 1→ DELAY=21ns MEASURED BETWEEN 50% OF V_{IN} AND 50% OF V_{OUT} DELAY=33ns MEASURED BETWEEN 50% OF VIN AND 50% OF VOUT 10ns/div 10ns/div Figure 9. Figure 10. PROPAGATION DELAY - RISING **PROPAGATION DELAY - FALLING** IN-OUT, CHANNELS 9-10, C_{our}=8pF IN-OUT, CHANNELS 9-10, C_{OUT}=8pF \mathbf{V}_{out} 10V/div V_™ 1V/div V_{IN} 1V/div V_{out} 10V/div DELAY=31ns MEASURED BETWEEN 50% DELAY=22ns MEASURED BETWEEN 50% OF V_{IN} AND 50% OF V_{OUT} OF V_{IN} AND 50% OF V_{OUT} 10ns/div 10ns/div Figure 11. Figure 12. **PEAK OUTPUT CURRENT PEAK OUTPUT CURRENT** CHANNELS 1-8, C_{out}=10nF CHANNELS 9-10, C_{OUT}=10nF I_{out} 200mA/div I_{out} 200mA/div POSITIVE I_{PK} =444mA POSITIVE I_{PK}=240mA NEGATIVE I_{PK}=420mA NEGATIVE IPK=820mA 5µs/div 5µs/div Figure 13. Figure 14.










OPERATIONAL AMPLIFIER OUTPUT VOLTAGE DROP



OPERATIONAL AMPLIFIER





Figure 19.



SLVS881-SEPTEMBER 2009 www.ti.com

DETAILED DESCRIPTION

The TPS65190 contains 10 level shifter channels and one high-speed operational amplifier.

The 10 level shifter channels are organized in two groups: the first group, comprising channels 1-6 and 9-10 is powered from V_{VGH1} and V_{GL} ; the second group, comprising channels 7 and 8 is powered from V_{GH2} and V_{GL} . Channels 1 to 8 are optimized for high speed operation while channels 9 and 10 operate a little slower.

All level shifter channels feature the same input circuitry and are compatible with the standard logic-level signals generated by timing controllers in typical applications. The output circuitry has been designed to achieve high rise and fall times when driving the capacitive loads typically encountered in LCD display applications

The input and output stages of the operational amplifier extend close to both supply rails and the output stage has been optimized to supply the fast transient currents typical in V_{COM} applications.

APPLICATION INFORMATION

It is recommended to use high quality ceramic capacitors to decouple each supply pin. In typical applications 10 μ F is recommended for V_{GH1} and V_{GI} , while 1 μ F is normally sufficient for V_{GH2} .

Use level shifter channels 1 to 8 for high-speed clock signals and use channels 9 to 10 for lower-speed signals (see Figure 14). The inputs of any unused level shifter channels should be tied to GND. The outputs of any unused level shifter channels should be left floating.

It is recommended to use low-value feedback resistors with the VCOM buffer to minimize the effects of stray capacitance at its inverting input. Using high value feedback resistors can cause excessive peaking in the amplifier's gain response (caused by pole formed by the feedback resistor and the stray capacitance). If the VCOM buffer is used in a unity gain configuration, the flattest gain response is achieved using a direct connection between the amplifier's output and inverting input.

If the VCOM buffer is not used, tie AVDD, its inverting and non-inverting inputs, and its output to GND.

Product Folder Link(s): TPS65190

www.ti.com




Figure 21. Typical Application Circuit

PCB LAYOUT

Proper PCB layout is essential if the TPS65190's specified performance is to be achieved, and the following basic steps should be followed as a minimum:

- 1. Use high quality ceramic decoupling capacitors, placed as close as possible to the IC pins they are decoupling
- 2. Use short, wide tracks to route power to the IC
- 3. Ensure that the PCB's thermal design is adequate to dissipate power away from the IC

The TPS65190 is supplied in a 28-Pin QFN thermally enhanced package designed to eliminate the use of bulky heat sinks and slugs. In order to benefit from these superior thermal properties PCB layout and manufacturing should follow the guidelines contained in the following application reports, available for free download from http://www.ti.com.

- Application Report QFN Layout Guidelines (SLOA122)
- Application Report QFN/SON PCB Attachment (SLUA271A)



PACKAGE OPTION ADDENDUM

www.ti.com 29-Sep-2009

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins P	ackage Qty	e Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
TPS65190RHDR	ACTIVE	QFN	RHD	28	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 2-Oct-2009

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS65190RHDR	QFN	RHD	28	3000	330.0	12.4	5.3	5.3	1.5	8.0	12.0	Q2


PACKAGE MATERIALS INFORMATION

www.ti.com 2-Oct-2009



*All dimensions are nominal

	Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
1	ΓPS65190RHDR	QFN	RHD	28	3000	346.0	346.0	29.0



- NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
 - B. This drawing is subject to change without notice.
 - C. QFN (Quad Flatpack No-Lead) Package configuration.
 - The package thermal pad must be soldered to the board for thermal and mechanical performance. See the Product Data Sheet for details regarding the exposed thermal pad dimensions.
 - E. Falls within JEDEC MO-220.



THERMAL PAD MECHANICAL DATA




RHD (S-PVQFN-N28)

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No—Lead (QFN) package and its advantages, refer to Application Report, Quad Flatpack No—Lead Logic Packages, Texas Instruments Literature No. SCBA017. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.




Bottom View

NOTE: All linear dimensions are in millimeters

Exposed Thermal Pad Dimensions

RHD (S-PVQFN-N28)



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat—Pack Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com https://www.ti.com.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for recommended solder mask tolerances and via tenting recommendations for vias placed in thermal pad.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Applications Products Amplifiers amplifier.ti.com Audio www.ti.com/audio Data Converters Automotive www.ti.com/automotive dataconverter.ti.com DLP® Products Broadband www.dlp.com www.ti.com/broadband DSP Digital Control dsp.ti.com www.ti.com/digitalcontrol Clocks and Timers www.ti.com/clocks Medical www.ti.com/medical Military Interface www.ti.com/military interface.ti.com Optical Networking Logic logic.ti.com www.ti.com/opticalnetwork Power Mgmt power.ti.com Security www.ti.com/security Telephony Microcontrollers microcontroller.ti.com www.ti.com/telephony Video & Imaging www.ti-rfid.com www.ti.com/video RF/IF and ZigBee® Solutions www.ti.com/lprf Wireless www.ti.com/wireless

> Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2009, Texas Instruments Incorporated