

Order

Now





SLUSDE4A - AUGUST 2019 - REVISED AUGUST 2019

# TPS56C230 4.5-V to 18-V, 12-A Synchronous Step-Down Converter

Technical

Documents

### Features

- Input voltage range: 4.5 V to 18 V
- Output voltage range: 0.6 V to 5.5 V
- Supports 12-A continuous output current
- D-CAP3<sup>™</sup> architecture control for fast transient response
- ±1% feedback voltage accuracy (25°C)
- Integrated 17-m $\Omega$  and 5.9-m $\Omega$  FETs
- Selectable Eco-mode<sup>™</sup> and Forced Continuous Conductive Mode (FCCM) by MODE pin
- 500-kHz switching frequency
- Adjustable soft-start time with default 1.2 ms
- Integrated Power Good indicator
- Built-in output discharge function
- Cycle-by-cycle over current protection
- Non-latched over-voltage, under-voltage, overtemperature and under voltage lock-out protections
- -40°C to 125°C Operating Junction Temperature
- 20-pin 3.0-mm × 3.0-mm HotRod<sup>™</sup> VQFN package
- Pin to pin compatible with 8-A TPS568230
- Create a Custom Design Using the TPS56C230 With the WEBENCH<sup>®</sup> Power Designer

# 2 Applications

- DTV and Set-top box
- PC and Industrial PC
- Wired networking
- Distributed power systems

### Simplified Schematic



# 3 Description

Tools &

Software

The TPS56C230 is a high efficiency synchronous buck converter with integrated FETs. System designers can use the device in a wide variety of applications since it draws low standby current and requires few external components.

Support &

Community

2.0

The TPS56C230 employs D-CAP3 control that provides fast transient response and excellent line and load regulation with internal compensation. It also has a proprietary circuit that enables the device to support low equivalent series resistance (ESR) output capacitors such as specialty polymer and ultra-low ESR ceramic capacitors.

TPS56C230's MODE pin can be used to set Ecomode or FCCM mode for light-load operation. Ecomode maintains high efficiency during light load operation, and FCCM mode operations keeps output ripple small at light load. The device supports both internal and external soft-start time option. It has an internal fixed soft-start time 1.2 ms, but if the application needs a longer soft-start time, the external SS pin can be used to achieve it by connecting a external capacitor.

The TPS56C230 integrates power good indicator and provides output discharge function. It provides complete protection including OVP, UVP, OCP, OTP and UVLO. The device is available in a 20-pin 3.0mm x 3.0-mm HotRod package and the junction temperature is specified from -40°C to 125°C.

#### Device Information<sup>(1)</sup>

| PART NUMBER | PACKAGE   | BODY SIZE (NOM)   |  |  |
|-------------|-----------|-------------------|--|--|
| TPS56C230   | VQFN (20) | 3.00 mm × 3.00 mm |  |  |

For all available packages, see the orderable addendum at (1)the end of the data sheet.

#### Efficiency vs Output Current Eco-mode



An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications, intellectual property matters and other important disclaimers. PRODUCTION DATA.

Texas Instruments

www.ti.com

Page

# **Table of Contents**

| 1 | Feat | tures 1                            |
|---|------|------------------------------------|
| 2 | Арр  | lications1                         |
| 3 | Des  | cription 1                         |
| 4 | Rev  | ision History 2                    |
| 5 | Pin  | Configuration and Functions 3      |
| 6 | Spe  | cifications                        |
|   | 6.1  | Absolute Maximum Ratings 4         |
|   | 6.2  | ESD Ratings 4                      |
|   | 6.3  | Recommended Operating Conditions 4 |
|   | 6.4  | Thermal Information 4              |
|   | 6.5  | Electrical Characteristics5        |
|   | 6.6  | Typical Characteristics 7          |
| 7 | Deta | ailed Description 10               |
|   | 7.1  | Overview 10                        |
|   | 7.2  | Functional Block Diagram 10        |
|   | 7.3  | Feature Description 11             |

|    | 7.4  | Device Functional Modes                         | 13 |
|----|------|---|----|
| 8  | Арр  | lication and Implementation                     | 15 |
|    | 8.1  | Application Information                         | 15 |
|    | 8.2  | Typical Application                             | 15 |
| 9  | Pow  | er Supply Recommendations                       | 20 |
| 10 | Lay  | out   | 21 |
|    | 10.1 | Layout Guidelines                               | 21 |
|    | 10.2 | Layout Example                                  | 21 |
| 11 | Dev  | ice and Documentation Support                   | 22 |
|    | 11.1 | Device Support                                  | 22 |
|    | 11.2 | Receiving Notification of Documentation Updates | 22 |
|    |      | Community Resources                             |    |
|    | 11.4 | Trademarks                                      | 22 |
|    | 11.5 | Electrostatic Discharge Caution                 | 22 |
|    | 11.6 | Glossary  | 22 |
| 12 |      | hanical, Packaging, and Orderable mation        | 23 |

# 4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

#### Changes from Original (August 2019) to Revision A

| • | Changed marketing status from Advance Information to production data. | 1 |
|---|---|---|
|---|---|---|



# 5 Pin Configuration and Functions



#### **Pin Functions**

| PIN   |            | 10  | DECODIDE   |
|-------|------------|-----|--|
| NAME  | NO.        | I/O | DESCRIPTION  |
| BST   | 1          | I   | Supply input for the gate drive voltage of the high-side MOSFET. Connect the bootstrap capacitor between BST and SW, 0.1 uF is recommended.  |
| VIN   | 2,3,4,5    | Ρ   | Input voltage supply pin for the control circuitry. Connect the input decoupling capacitors between VIN and PGND.  |
| SW    | 6,19,20    | 0   | Switching node connection to the inductor and bootstrap capacitor for buck. This pin voltage swings from a diode voltage below the ground up to input voltage of buck.                   |
| PGND  | 7,8,18,Pad | G   | Power GND terminal for the controller circuit and the internal circuitry.  |
| PGOOD | 9          | 0   | Open drain power good indicator. It is asserted low if output voltage is out of PG threshold, over voltage or if the device is under thermal shutdown, EN shutdown or during soft start. |
| SS    | 11         | Ι   | Soft-Start time selection pin. Connecting an external capacitor sets the soft-start time and if no external capacitor is connected, the soft-start time is about 1.2ms.                  |
| NC    | 10,16      |     | Not connect. Can be connected to GND plane for better thermal achieved.  |
| EN    | 12         | Ι   | Enable input of buck converter   |
| AGND  | 13         | G   | Ground of internal analog circuitry. Connect AGND to GND plane with a short trace.   |
| FB    | 14         | Ι   | Feedback sensing pin for Buck output voltage. Connect this pin to the resistor divider between output voltage and AGND.  |
| MODE  | 15         | Ι   | Light load operation mode selection pin. Connect this pin to a resistor divider from VCC and AGND for different MODE options shown in Table 1  |
| VCC   | 17         | 0   | The driver and control circuits are powered from this voltage. Decouple with a minimum 1 $\mu$ F ceramic capacitor as close to VCC as possible.  |



# 6 Specifications

### 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) <sup>(1)</sup>

|                  |                              |                      | MIN  | MAX | UNIT |
|------------------|------------------------------|----------------------|------|-----|------|
| Input voltage    |                              | VIN                  | -0.3 | 20  | V    |
|                  |                              | BST                  | -0.3 | 25  | V    |
|                  | Input voltage                | BST-SW               | -0.3 | 6   | V    |
|                  |                              | EN, MODE, FB, SS     | -0.3 | 6   | V    |
|                  |                              | PGND, AGND,          | -0.3 | 0.3 | V    |
|                  |                              | SW                   | -1   | 20  | V    |
|                  | Output voltage               | SW (10-ns transient) | -3   | 22  | V    |
|                  | PGOOD                        | -0.3                 | 6    | V   |      |
| TJ               | Operating junction temperatu | re                   | -40  | 150 | °C   |
| T <sub>stg</sub> | Storage temperature          |                      | -55  | 150 | °C   |

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### 6.2 ESD Ratings

|                    |               |   | VALUE | UNIT |
|--------------------|---------------|---|-------|------|
| V                  | Electrostatic | Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>                 | ±2000 | V    |
| V <sub>(ESD)</sub> | discharge     | Charged-device model (CDM), per JEDEC specification JESD22- V C101 <sup>(2)</sup> | ±500  | V    |

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

### 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

|                  |                         |                  | MIN  | MAX   | UNIT |
|------------------|-------------------------|------------------|------|---|------|
|                  |                         | VIN              | 4.5  | 18  | V    |
|                  | BST                     | -0.3             | 23.5 | V   |      |
|                  | Input voltage           | BST-SW           | -0.3 | 5     18       3     23.5       3     5.5       3     5.5       3     0.3       1     18       3     5.5       1     12   | V    |
|                  |                         | EN, MODE, FB, SS | -0.3 |   | V    |
|                  |                         | PGND, AGND       | -0.3 | 0.3   | V    |
|                  | Output voltage          | SW               | -1   | 18  | V    |
|                  | Output voltage          | PGOOD            | -0.3 | 4.5       18         0.3       23.5         0.3       5.5         0.3       5.5         0.3       0.3         -1       18         0.3       5.5         12       12 | V    |
| I <sub>OUT</sub> | Output current          |                  |      | 12  | А    |
| TJ               | Operating junction terr | perature         | -40  | 125   | °C   |

#### 6.4 Thermal Information

|                            |  | TPS56C230  |      |
|----------------------------|--|------------|------|
|                            | THERMAL METRIC <sup>(1)</sup>  | RJE (VQFN) | UNIT |
|                            |  | 20 PINS    |      |
| $R_{\theta JA}$            | Junction-to-ambient thermal resistance (standard board)                      | 42.3       | °C/W |
| $R_{\theta JA\_effective}$ | Junction-to-ambient thermal resistance (4-layer custom board) <sup>(2)</sup> | 28.2       | °C/W |
| R <sub>0JC(top)</sub>      | Junction-to-case (top) thermal resistance                                    | 26.2       | °C/W |
| $R_{\theta JB}$            | Junction-to-board thermal resistance   | 13         | °C/W |
| ΨJT                        | Junction-to-top characterization parameter                                   | 1.3        | °C/W |

For more information about traditional and new thermal metrics, see the *IC Package Thermal Metrics* application report.
 70 mm x 70 mm, 4 layers, thickness: 1.5 mm. 2 oz. copper traces located on the top and bottom of the PCB. 4 thermal vias in the

PowerPAD area under the device package.



# **Thermal Information (continued)**

|                       |  | TPS56C230  |      |
|-----------------------|--|------------|------|
|                       | THERMAL METRIC <sup>(1)</sup>                | RJE (VQFN) | UNIT |
|                       |  | 20 PINS    |      |
| ΨЈВ                   | Junction-to-board characterization parameter | 12.4       | °C/W |
| R <sub>0JC(bot)</sub> | Junction-to-case (bottom) thermal resistance | 16.1       | °C/W |

### 6.5 Electrical Characteristics

 $T_J$  =-40°C to 125°C,  $V_{VIN}$  = 12 V, unless otherwise noted

|                       | PARAMETER                         | TEST CONDITION                                 | MIN  | TYP | MAX         | UNIT |
|-----------------------|-----------------------------------|--|------|-----|-------------|------|
| SUPPLY C              | URRENT                            |  |      |     |             |      |
| VIN                   | Input voltage range               |  | 4.5  |     | 18          | V    |
| I <sub>VIN</sub>      | Non-switching supply current      | No load, V <sub>EN</sub> =5V                   |      | 400 |             | μA   |
| IVINSDN               | Shutdown supply current           | No load, V <sub>EN</sub> =0V                   |      | 2   |             | μA   |
| VCC OUTF              | TUY                               |  | ·    |     |             |      |
|                       |                                   | V <sub>VIN</sub> >5.0V                         | 4.85 | 5   | 5.15        | V    |
| V <sub>CC</sub>       | VCC output voltage                | V <sub>VIN</sub> =4.5V                         |      | 4.5 |             |      |
| I <sub>CC</sub>       | VCC current limit                 |  | 20   |     |             | mA   |
| FEEDBAC               | K VOLTAGE                         |  |      |     |             |      |
|                       |                                   | $T_J = 25^{\circ}C$                            | 594  | 600 | 606         | mV   |
| $V_{FB}$              | FB voltage                        | $T_J = -40^{\circ}C$ to $125^{\circ}C$         | 591  | 600 | 609         | mV   |
| DUTY CYC              | LE and FREQUENCY CONTROL          |  |      |     | 1 1         |      |
| F <sub>SW</sub>       | Switching frequency               | T <sub>J</sub> = 25°C                          |      | 500 |             | kHz  |
| t <sub>ON(MIN)</sub>  | SW minumum on time                | T <sub>J</sub> = 25°C                          |      | 60  |             | ns   |
| t <sub>OFF(MIN)</sub> | SW minimum off time               | T <sub>J</sub> = 25°C, V <sub>FB</sub> = 0.5 V |      |     | 180         | ns   |
| ( )                   | nd DRIVERS                        |  |      |     | 1           |      |
| R <sub>DS(ON)H</sub>  | High side switch resistance       | T <sub>J</sub> = 25°C                          |      | 17  |             | mΩ   |
| R <sub>DS(ON)L</sub>  | Low side switch resistance        | $T_{\rm J} = 25^{\circ} \rm C$                 |      | 5.9 |             | mΩ   |
|                       | ISCHARGE and SOFT START           |  |      | 1   | 11          |      |
| R <sub>DIS</sub>      | Discharge resistance              | T <sub>J</sub> =25°C, V <sub>EN</sub> =0V      |      | 350 |             | Ω    |
| t <sub>SS</sub>       | Soft start time                   | Internal soft-start time,SS floating           |      | 1.2 |             | ms   |
| I <sub>SS</sub>       | Soft start charge current         |  |      | 5   |             | μA   |
| POWER G               | OOD                               |  |      | 1   | 11          | ·    |
| t <sub>PGDLY</sub>    | PGOOD start-up delay              | PGOOD from low to high                         |      | 1   |             | ms   |
| 10021                 |                                   | VFB falling (fault)                            |      | 85  |             | %    |
|                       |                                   | VFB rising (good)                              |      | 90  |             | %    |
| V <sub>PGTH</sub>     | PGOOD threshold                   | VFB rising (fault)                             |      | 115 |             | %    |
|                       |                                   | VFB falling (good)                             |      | 110 |             | %    |
| V <sub>PG_L</sub>     | PGOOD sink current capability     | I <sub>OL</sub> =4mA                           |      |     | 0.4         | V    |
| I <sub>PGLK</sub>     | PGOOD leak current                | V <sub>PGOOD</sub> =5.5V                       |      |     | 1           | μA   |
| CURRENT               |                                   |  |      |     | 11          | •    |
|                       |                                   | T <sub>J</sub> = 25°C                          | 14   | 15  | 16          | А    |
| I <sub>OCL</sub>      | Over current threshold (valley)   | $T_{\rm J} = -40^{\circ}$ C to 125°C           | 13   | 15  | 17.5        | А    |
| INOCL                 | Negative over current threshold   | <b>u</b>                                       | -    | 4   | -           | A    |
|                       | 0                                 | 1  |      | 1 . | ı – – – – – |      |
| V <sub>ENH</sub>      | EN high-level input voltage       |  | 1.2  | 1.3 | 1.4         | V    |
| V <sub>ENL</sub>      | EN low-level input voltage        |  | 0.9  | 1.0 | 1.2         | V    |
|                       | Enable internal pull down current | V <sub>EN</sub> =0.8V                          |      | 2   |             | μA   |
|                       | INDERVOLTAGE AND OVERVOLTAGE      |  |      | 2   |             | μΑ   |

Copyright © 2019, Texas Instruments Incorporated



# **Electrical Characteristics (continued)**

 $T_{\rm J}$  =-40°C to 125°C,  $V_{\rm VIN}$  = 12 V, unless otherwise noted

|                      | PARAMETER                                      | TEST CONDITION         | MIN | TYP  | MAX | UNIT  |
|----------------------|--|------------------------|-----|------|-----|-------|
| V <sub>OVP</sub>     | OVP trip threshold                             |                        |     | 125  |     | %     |
| t <sub>OVPDLY</sub>  | OVP prop deglitch                              |                        |     | 120  |     | us    |
| V <sub>UVP</sub>     | UVP trip threshold                             |                        |     | 60   |     | %     |
| t <sub>UVPDLY</sub>  | UVP prop deglitch                              |                        |     | 256  |     | us    |
| t <sub>UVPDEL</sub>  | Output Hiccup delay relative to SS time        |                        |     | 1.5  |     | cycle |
| t <sub>UVPEN</sub>   | Output Hiccup enable delay relative to SS time |                        |     | 10.5 |     | cycle |
| UVLO                 |  |                        |     |      |     |       |
|                      |  | Wake up VIN voltage    |     | 4.2  | 4.4 | V     |
| V <sub>UVLOVIN</sub> | VIN UVLO threshold                             | Shutdown VIN voltage   | 3.6 | 3.7  |     |       |
|                      |  | Hysteresis VIN voltage |     | 0.5  |     | V     |
| OVER TEM             | PERATURE PROTECTION                            |                        |     |      |     |       |
| T <sub>OTP</sub>     | OTP trip threshold <sup>(1)</sup>              | Shutdown temperature   |     | 150  |     | °C    |
| T <sub>OTPHSY</sub>  | OTP hysteresis <sup>(1)</sup>                  | Hysteresis             |     | 20   |     | °C    |

(1) Not production tested



### 6.6 Typical Characteristics



TEXAS INSTRUMENTS

www.ti.com

# **Typical Characteristics (continued)**





#### **Typical Characteristics (continued)**





# 7 Detailed Description

### 7.1 Overview

The TPS56C230 is high density synchronous buck converter which operates from 4.5-V to 18-V input voltage  $(V_{IN})$ , and the output voltage range is from 0.6 V to 5.5 V. It has 17-m $\Omega$  and 5.9-m $\Omega$  integrated MOSFETs that enable high efficiency up to 12 A. The device employs D-CAP3 mode control that enables low external component count, ease of design, optimization of the power design for cost, size and efficiency, and provides fast transient response with no external compensation components and an accurate feedback voltage. The control topology supports seamless transition between CCM mode at heavy load conditions and DCM operation at light load conditions. Eco-mode allows the TPS56C230 to maintain high efficiency at light load and FCCM mode keeps the output ripple small at light load. The TPS56C230 is able to adapt to both low equivalent series resistance (ESR) output capacitors such as POSCAP or SP-CAP, and ultra-low ESR ceramic capacitors.

# 7.2 Functional Block Diagram





#### 7.3 Feature Description

#### 7.3.1 PWM Operation and D-CAP3<sup>™</sup> Control

The main control loop of the buck is adaptive on-time pulse width modulation (PWM) controller that supports a proprietary D-CAP3 mode control. The D-CAP3 mode control combines adaptive on-time control with an internal compensation circuit for pseudo-fixed frequency and low external component count configuration with both low-ESR and ceramic output capacitors. It is stable even with virtually no ripple at the output. The TPS56C230 also includes an error amplifier that makes the output voltage very accurate.

At the beginning of each cycle, the high-side MOSFET is turned on. This MOSFET is turned off after internal one-shot timer expires. This one-shot duration is set proportional to the converter output voltage,  $V_{OUT}$ , and is inversely proportional to the input voltage,  $V_{IN}$ , to maintain a pseudo-fixed frequency over the input voltage range, hence it is called adaptive on-time control. The one-shot timer is reset and the high-side MOSFET is turned on again when the feedback voltage falls below the reference voltage. An internal ripple generation circuit is added to reference voltage for emulating the output ripple, this enables the use of very low-ESR output capacitors such as multi-layered ceramic caps (MLCC). No external current sense network or loop compensation is required for D-CAP3 control topology.

For any control topology that is compensated internally, there is a range of the output filter it can support. The output filter used with the TPS56C230 is a low-pass L-C circuit. This L-C filter has a double-pole frequency described in Equation 1.

$$f_{\rm P} = \frac{1}{2 \times \pi \times \sqrt{L_{\rm OUT} \times C_{\rm OUT}}} \tag{1}$$

At low frequencies, the overall loop gain is set by the internal output set-point resistor divider network and the internal gain of the TPS56C230. The low-frequency L-C double pole has a 180 degree drop in phase. At the output filter frequency, the gain rolls off at a -40 dB per decade rate and the phase drops rapidly. The internal ripple generation network introduces a high-frequency zero that reduces the gain roll off from -40 dB to -20 dB per decade and increases the phase to 90 degree one decade above the zero frequency. The inductor and capacitor selected for the output filter must be such that the double pole is placed close enough to the high-frequency zero so that the phase boost provided by this high-frequency zero provides adequate phase margin for the stability requirement. The crossover frequency of the overall system should usually be targeted to be less than one-third of the switching frequency ( $F_{SW}$ ).

#### 7.3.2 Soft Start

The TPS56C230 has an internal 1.2-ms soft-start time, and also an external SS pin is provided for setting longer soft start time if needed. When the EN pin becomes high, the soft-start function begins ramping up the reference voltage to the PWM comparator.

If the application needs a longer soft start time, it can be set by connecting a capacitor on SS pin. When the EN pin becomes high, the soft-start charge current ( $I_{SS}$ ) begins charging the external capacitor ( $C_{SS}$ ) connected between SS and AGND. The devices tracks the lower of the internal soft-start voltage or the external soft-start voltage as the reference. The equation for the soft-start time ( $T_{SS}$ ) is shown in Equation 2:

$$T_{ss}(ms) = \frac{C_{ss}(nF) \times V_{REF}(V)}{I_{ss}(uA)}$$

where

•  $V_{REF}$  is 0.6 V and  $I_{SS}$  is 5  $\mu$ A

#### 7.3.3 Large Duty Operation

The TPS56C230 can support large duty operation by its internal  $T_{ON}$  extension function. When  $V_{IN}/V_{OUT} < 1.6$ , and the  $V_{FB}$  is lower than internal  $V_{REF}$ , the  $T_{ON}$  will be extended to implement the large duty operation and also improve the performance of the load transient performance.

### 7.3.4 Power Good

The Power Good (PGOOD) pin is an open-drain output. Once the V<sub>FB</sub> is between 90% and 110% of the target output voltage, the PGOOD is de-asserted and floats after a 1-ms de-glitch time. A pullup resistor of 100 k $\Omega$  is recommended to pull the voltage up to VCC. The PGOOD pin is pulled low when:

Copyright © 2019, Texas Instruments Incorporated

(2)



#### Feature Description (continued)

- the FB pin voltage is lower than 85% or greater than 115% of the target output voltage
- in an OVP, UVP, or thermal shutdown event
- during the soft-start period.

#### 7.3.5 Overcurrent Protection and Undervoltage Protection

The TPS56C230 has the overcurrent protection and undervoltage protection. The output overcurrent limit (OCL) is implemented using a cycle-by-cycle valley detect control circuit. The switch current is monitored during the OFF state by measuring the low-side FET drain to source voltage. This voltage is proportional to the switch current. To improve accuracy, the voltage sensing is temperature compensated.

During the on-time of the high-side FET switch, the switch current increases at a linear rate determined by Vin, Vout, the on-time and the output inductor value. During the on-time of the low-side FET switch, this current decreases linearly. The average value of the switch current is the load current  $I_{OUT}$ . If the monitored current is above the OCL level, the converter maintains low-side FET on and delays the creation of a new set pulse, even the voltage feedback loop requires one, until the current level becomes OCL level or lower. In subsequent switching cycles, the on-time is set to a fixed value and the current is monitored in the same manner.

There are some important considerations for this type of overcurrent protection. When the load current is higher than the overcurrent threshold by one half of the peak-to-peak inductor ripple current, the OCL is triggered and the current is being limited, the output voltage tends to drop because the load demand is higher than what the converter can support. When the output voltage falls below 60% of the target voltage, the UVP comparator detects it, the output will shut off after a wait time of 256us and then re-start after the hiccup time (typically 10.5\*Tss). When the over current condition is removed, the output voltage is recovered.

#### 7.3.6 Overvoltage Protection

The TPS56C230 has the overvoltage protection feature and have the same implementation. When the output voltage becomes higher than 125% of the target voltage, the OVP comparator output goes high, the output will be discharged after a wait time of 120  $\mu$ s. When the over voltage condition is removed, the output voltage will be recovered.

#### 7.3.7 Out-of-Bounds Operation

The TPS56C230 has an out-of-bounds (OOB) overvoltage protection that protects the output load at a much lower overvoltage threshold of 8% above the target voltage. OOB protection does not trigger an overvoltage fault, OOB protection operates as an early protection mechanism. During the OOB operation, the device operates in force PWM mode only by turning on the low-side FET. Turning on the low-side FET beyond the zero inductor current quickly discharges the output capacitor thus causing the output voltage to fall quickly towards the setpoint. During the operation, the cycle-by-cycle negative current limit is also activated to ensure the safe operation of the internal FETs.

#### 7.3.8 UVLO Protection

The undervoltage lockout (UVLO) protection monitors the VCC pin voltage to protect the internal circuitry from low input voltages. When the voltage is lower than UVLO threshold voltage, the device shuts off and outputs are discharged to prevent mis-operation of the device. The converter begins operation again when the input voltage exceeds the threshold by a hysteresis of 500 mV (typical). This is a non-latch protection.

#### 7.3.9 Output Voltage Discharge

The TPS56C230 has the discharge function by using internal MOSFET about  $350\Omega$ , which is connected to the output terminal SW. The discharge is slow due to the lower current capability of the MOSFET.

#### 7.3.10 Thermal Shutdown

The TPS56C230 monitors the internal die temperature. If the temperature exceeds the threshold value (typically 150°C), the device shuts off and the output will be discharged. This is a non-latch protection, the device restarts switching when the temperature goes below the thermal shutdown threshold.



#### 7.4 Device Functional Modes

#### 7.4.1 Light Load Operation

TPS56C230 has a MODE pin that can setup two different states of operation for light load operation. The light load running includes Eco-mode and FCCM mode.

#### 7.4.2 Eco-mode<sup>™</sup> Control

The Eco-mode control schemes to maintain high light load efficiency. As the output current decreases from heavy load conditions, the inductor current is also reduced and eventually comes to a point where the rippled valley touches zero level, which is the boundary between continuous conduction and discontinuous conduction modes. The rectifying MOSFET is turned off when the zero inductor current is detected. As the load current further decreases, the converter runs into discontinuous conduction mode. The on-time is kept almost the same as it was in the continuous conduction mode so that it takes longer time to discharge the output capacitor with smaller load current to the level of the reference voltage. This makes the switching frequency lower, proportional to the load current, and keeps the light load efficiency high. The light load current where the transition to Ecomode operation happens ( $I_{OUT(LL)}$ ) can be calculated from Equation 3.

$$I_{OUT(LL)} = \frac{1}{2 \times L_{OUT} \times F_{SW}} \times \frac{(V_{IN} - V_{OUT}) \times V_{OUT}}{V_{IN}}$$
(3)

After identifying the application requirements, design the output inductance  $(L_{OUT})$  so that the inductor peak-topeak ripple current is approximately between 20% and 30% of the  $I_{OUT(max)}$  (peak current in the application). It is also important to select the inductor properly so that the valley current does not hit the negative low-side current limit.

#### 7.4.3 Force CCM

Force CCM(FCCM) mode keeps the converter to operate in continuous conduction mode during light-load conditions and allows the inductor current to become negative. During FCCM mode, the switching frequency (FSW) is maintained at an almost constant value over the full load range, which is suitable for applications requiring tight control of the switching frequency and output voltage ripple at the cost of lower efficiency under light load.

#### 7.4.4 Mode Selection

The device reads the voltage on the MODE pin during start-up and latches onto one of the MODE options listed below in Table 1. The voltage on the MODE pin recommended to be set by connecting this pin to the center tap of a resistor divider connected between VCC and AGND. A guideline for the top resistor ( $R_{M_{-}H}$ ) and the bottom resistor ( $R_{M_{-}L}$ ) as 1% resistors is shown in Table 1. It is recommended to choose the resistor to set the voltage at around 5%\*VCC for Eco-mode or 15%\*VCC for FCCM. It is important that the voltage for the MODE pin is derived from the VCC rail only since internally this voltage is referenced to detect the MODE option, and not to leave the mode pin floating. The MODE pin setting can be reset only by a VIN power cycling or EN toggle.

| Voltage on MODE | Recommend             | ded Resistor          |                      |  |
|-----------------|-----------------------|-----------------------|----------------------|--|
|                 | R <sub>M_H</sub> (kΩ) | R <sub>M_L</sub> (kΩ) | LIGHT LOAD OPERATION |  |
| (0~10%)*VCC     | 330                   | 15                    | Eco-mode             |  |
| (10%~20%)*VCC   | 180                   | 33                    | FCCM                 |  |

#### **Table 1. MODE Pin Resistor Settings**

Copyright © 2019, Texas Instruments Incorporated



Figure 17 below shows the typical start-up sequence of the device once the enable signal crosses the EN turn on threshold. After the voltage on VCC crosses the rising UVLO threshold it takes about 500us to read the first mode setting and approximately 100us from there to finish the last mode setting. The output voltage starts ramping after the mode reading is done.



Figure 17. Power-Up Sequence

### 7.4.5 Standby Operation

The TPS56C230 can be placed in standby mode by pulling the EN pin low. The device operates with a shutdown current of 2  $\mu$ A when in standby condition. EN pin is pulled low internally, when floating, the part is disabled by default.



### 8 Application and Implementation

#### NOTE

Information in the following application sections are not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

#### 8.1 Application Information

The schematic of Figure 18 shows a typical application for TPS56C230 with 1.2-V output. This design converts an input voltage range of 4.5 V to 18 V down to 1.2 V with a maximum output current of 12 A.

### 8.2 Typical Application



Figure 18. 1.2-V, 12-A Reference Design

#### 8.2.1 Design Requirements

Table 2 lists the design parameters for this example.

#### Table 2. Design Parameters

|                          | PARAMETER                 | CONDITIONS                      | MIN | TYP                    | MAX | UNIT |
|--------------------------|---------------------------|---------------------------------|-----|------------------------|-----|------|
| V <sub>OUT</sub>         | Output voltage            |                                 |     | 1.2                    |     | V    |
| I <sub>OUT</sub>         | Output current            |                                 |     | 12                     |     | А    |
| $\Delta V_{OUT}$         | Transient response        | 1.2A - 10.8A load step, 2.5A/us |     | ±5% x V <sub>OUT</sub> |     |      |
| V <sub>IN</sub>          | Input voltage             |                                 | 4.5 | 12                     | 18  | V    |
| V <sub>OUT(ripple)</sub> | Output voltage ripple     | 12A load                        |     |                        |     |      |
| F <sub>SW</sub>          | Switching frequency       |                                 |     | 500                    |     | kHz  |
|                          | Light load operating mode |                                 |     | Eco-mode               |     |      |
| T <sub>A</sub>           | Ambient temperature       |                                 |     | 25                     |     | °C   |

#### 8.2.2 Detailed Design Procedure

#### 8.2.2.1 Custom Design With WEBENCH® Tools

Click here to create a custom design using the TPS56C230 device with the WEBENCH® Power Designer.

- 1. Start by entering the input voltage ( $V_{IN}$ ), output voltage ( $V_{OUT}$ ), and output current ( $I_{OUT}$ ) requirements.
- 2. Optimize the design for key parameters such as efficiency, footprint, and cost using the optimizer dial.
- 3. Compare the generated design with other possible solutions from Texas Instruments.

**NSTRUMENTS** 

FXAS

The WEBENCH Power Designer provides a customized schematic along with a list of materials with real-time pricing and component availability.

In most cases, these actions are available:

- Run electrical simulations to see important waveforms and circuit performance
- Run thermal simulations to understand board thermal performance
- Export customized schematic and layout into popular CAD formats
- Print PDF reports for the design, and share the design with colleagues

Get more information about WEBENCH tools at www.ti.com/WEBENCH.

#### 8.2.2.2 Output Voltage Set Point

To change the output voltage of the application, it is necessary to change the value of the upper feedback resistor. By changing this resistor the user can change the output voltage above 0.6 V. See Equation 4

$$V_{OUT} = 0.6 \times (1 + \frac{R_{UPPER}}{R_{LOWER}})$$
<sup>(4)</sup>

#### 8.2.2.3 MODE Selection

The light load running mode (Eco-mode or FCCM) are set by a voltage divider from VCC to GND connected to the MODE pin. See Table 1 for possible MODE pin configurations. For this design example, the switching frequency is about 500kHz, the light load running mode is Eco-mode and the output current is 12 A.

#### 8.2.2.4 Inductor Selection

The inductor ripple current is filtered by the output capacitor. A higher inductor ripple current means the output capacitor should have a ripple current rating higher than the inductor ripple current. See Table 3 for recommended inductor values.

The RMS and peak currents through the inductor can be calculated using Equation 5 and Equation 6. It is important that the inductor is rated to handle these currents.

$$I_{L(rms)} = \sqrt{\left(I_{OUT}^{2} + \frac{1}{12} \times \left(\frac{V_{OUT} \times (V_{IN(max)} - V_{OUT})}{V_{IN(max)} \times L_{OUT} \times F_{SW}}\right)^{2}\right)}$$

$$I_{OUT}(ripple)$$
(5)

 $I_{L(peak)} = I_{OUT} + \frac{OUT(ripple)}{2}$ (6)

During transient and short-circuit conditions, the inductor current can increase up to the current limit of the device, so it is safe to choose an inductor with a saturation current higher than the peak current under current limit condition.

#### 8.2.2.5 Output Capacitor Selection

After selecting the inductor, the output capacitor needs to be optimized. In D-CAP3, the regulator reacts within one cycle to the change in the duty cycle, so the good transient performance can be achieved without large amounts of output capacitance. The recommended output capacitance range is given in Table 3. Ceramic capacitors have very low ESR, otherwise the maximum ESR of the capacitor should be less than  $V_{OUT(ripple)}/I_{OUT(ripple)}$ .

| V <sub>OUT</sub> (V) | R <sub>LOWER</sub> (kΩ) | R <sub>UPPER</sub><br>(kΩ) | F <sub>sw</sub> (kHz) | L <sub>ουτ</sub> (μΗ) | C <sub>OUT(min)</sub> (μF) | C <sub>OUT(max)</sub> (μF) | C <sub>FF</sub> (PF) |
|----------------------|-------------------------|----------------------------|-----------------------|-----------------------|----------------------------|----------------------------|----------------------|
| 0.6                  | 10                      | 0                          | 500                   | 0.47                  | 66                         | 330                        | -                    |
| 1.2                  | 10                      | 10                         | 500                   | 0.68                  | 66                         | 330                        | -                    |
| 2.5                  | 20                      | 63                         | 500                   | 1.2                   | 66                         | 330                        |                      |
| 3.3                  | 20                      | 90                         | 500                   | 1.5                   | 66                         | 330                        | 22-110               |
| 5.0                  | 15                      | 110                        | 500                   | 1.8                   | 66                         | 330                        | 22-110               |

 Table 3. Recommended Component Values



#### 8.2.2.6 Input Capacitor Selection

The TPS56C230 requires input decoupling capacitors on power supply input VIN, and the bulk capacitors are needed depending on the application. The minimum input capacitance required is given in Equation 7.

$$C_{IN(min)} = \frac{I_{OUT} \times V_{OUT}}{V_{INripple} \times V_{IN} \times F_{SW}}$$

TI recommends using a high-quality X5R or X7R input decoupling capacitors of 40  $\mu$ F on the input voltage pin VIN. The voltage rating on the input capacitor must be greater than the maximum input voltage. The capacitor must also have a ripple current rating greater than the maximum input current ripple of the application. The input ripple current is calculated by Equation 8:

 $I_{CIN(ms)} = I_{OUT} \times \sqrt{\frac{V_{OUT}}{V_{IN(min)}}} \times \frac{(V_{IN(min)}-V_{OUT})}{V_{IN(min)}}$ 

(8)

(7)

A 1-µF ceramic capacitor is needed for the decoupling capacitor on VCC pin.

#### 8.2.3 Application Curves

Figure 19 through Figure 34 apply to the circuit of Figure 18.  $V_{IN}$  = 12 V.  $T_A$  = 25°C unless otherwise specified.



**TPS56C230** 

SLUSDE4A - AUGUST 2019-REVISED AUGUST 2019

18





www.ti.com



Figure 33. Normal Operation to Output Hard Short

XAS



### 9 Power Supply Recommendations

The TPS56C230 is intended to be powered by a well regulated DC voltage. The input voltage range is 4.5 V to 18 V. TPS56C230 is a buck converter. The input supply voltage must be greater than the desired output voltage for proper operation. Input supply current must be appropriate for the desired output current. If the input voltage supply is located far from the TPS56C230 circuit, some additional input bulk capacitance is recommended. Typical values are 100  $\mu$ F to 470  $\mu$ F.



# 10 Layout

### **10.1 Layout Guidelines**

- Recommend a four-layer PCB for good thermal performance and with maximum ground plane. 3-inch × 2.75inch, two-layer PCB with 2-oz copper used as example.
- Place the decoupling capacitors right across VIN and VCC as close as possible.
- Place output inductors and capacitors with IC at the same layer, SW routing should be as short as possible to minimize EMI, and should be a width plane to carry big current, enough vias should be added to the GND connection of output capacitors and also as close to the output pin as possible.
- Place BST resistor and capacitor with IC at the same layer, close to BST and SW plane, >15 mil width trace is recommended to reduce line parasitic inductance.
- Feedback could be 20mil and must be routed away from the switching node, BST node or other high efficiency signal.
- VIN trace must be wide to reduce the trace impedance and provide enough current capability.
- Place multiple vias under the device near VIN and GND and near input capacitors to reduce parasitic inductance and improve thermal performance

### 10.2 Layout Example

Figure 35 shows the recommended top-side layout. Component reference designators are the same as the circuit shown in Figure 18.



Figure 35. PCB Layout Recommendation Diagram

TEXAS INSTRUMENTS

www.ti.com

## **11** Device and Documentation Support

#### **11.1 Device Support**

#### 11.1.1 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

#### 11.1.2 Development Support

#### 11.1.2.1 Custom Design With WEBENCH® Tools

Click here to create a custom design using the TPS56C230 device with the WEBENCH® Power Designer.

- 1. Start by entering the input voltage ( $V_{IN}$ ), output voltage ( $V_{OUT}$ ), and output current ( $I_{OUT}$ ) requirements.
- 2. Optimize the design for key parameters such as efficiency, footprint, and cost using the optimizer dial.
- 3. Compare the generated design with other possible solutions from Texas Instruments.

The WEBENCH Power Designer provides a customized schematic along with a list of materials with real-time pricing and component availability.

In most cases, these actions are available:

- Run electrical simulations to see important waveforms and circuit performance
- Run thermal simulations to understand board thermal performance
- Export customized schematic and layout into popular CAD formats
- Print PDF reports for the design, and share the design with colleagues

Get more information about WEBENCH tools at www.ti.com/WEBENCH.

### 11.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

#### **11.3 Community Resources**

TI E2E<sup>™</sup> support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

### 11.4 Trademarks

D-CAP3, Eco-mode, HotRod, E2E are trademarks of Texas Instruments. WEBENCH is a registered trademark of Texas Instruments.

#### **11.5 Electrostatic Discharge Caution**



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### 11.6 Glossary

### SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.



# 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Texas Instruments

www.ti.com

# PACKAGE OUTLINE

### RJE0020B

# VQFN-HR - 1 mm max height PLASTIC QUAD FLATPACK- NO LEAD



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for optimal thermal and mechanical performance.



#### TPS56C230 SLUSDE4A – AUGUST 2019–REVISED AUGUST 2019

# EXAMPLE BOARD LAYOUT

# VQFN-HR - 1 mm max height

PLASTIC QUAD FLATPACK- NO LEAD



NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



EXAS

# RJE0020B

**ISTRUMENTS** 

**RJE0020B** 



www.ti.com

# EXAMPLE STENCIL DESIGN VQFN-HR - 1 mm max height

PLASTIC QUAD FLATPACK- NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.





12-Sep-2019

# **PACKAGING INFORMATION**

| Orderable Device | Status  | Package Type | Package | Pins | Package | Eco Plan                   | Lead/Ball Finish | MSL Peak Temp       | Op Temp (°C) | Device Marking | Samples |
|------------------|---------|--------------|---------|------|---------|----------------------------|------------------|---------------------|--------------|----------------|---------|
|                  | (1)     |              | Drawing |      | Qty     | (2)                        | (6)              | (3)                 |              | (4/5)          |         |
| TPS56C230RJER    | PREVIEW | VQFN-HR      | RJE     | 20   | 3000    | Green (RoHS<br>& no Sb/Br) | CU NIPDAU        | Level-2-260C-1 YEAR | -40 to 125   | 56C230         |         |
| XTPS56C230RJET   | ACTIVE  | VQFN-HR      | RJE     | 20   | 250     | TBD                        | Call TI          | Call TI             | -40 to 125   |                | Samples |

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(<sup>5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# **RJE0020A**

# **PACKAGE OUTLINE**

# VQFN-HR - 1 mm max height

PLASTIC QUAD FLATPACK- NO LEAD



- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for optimal thermal and mechanical performance.



# **RJE0020A**

# **EXAMPLE BOARD LAYOUT**

# VQFN-HR - 1 mm max height

PLASTIC QUAD FLATPACK- NO LEAD



NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



# **RJE0020A**

# **EXAMPLE STENCIL DESIGN**

# VQFN-HR - 1 mm max height

PLASTIC QUAD FLATPACK- NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations..



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2019, Texas Instruments Incorporated