

TPS56623x 3-V to 18-V Input, 6-A Synchronous Step-Down Voltage Regulator

1 Features

- Configured for rugged applications
 - Input voltage range: 3 V to 18 V
 - Output voltage range: 0.6 V to 7 V
 - 6-A continuous output current
 - 0.6-V ±1% reference voltage (25°C)
 - 98% maximum duty cycle
 - 600-kHz switching frequency
 - Non-latched for OC, OV, UV, and OT protections
 - Built-in output discharge function
- Numerous pin-compatible options
 - TPS566231 and TPS566238 with SS pin for adjustable soft-start time
 - TPS566231P and TPS566238P with PG pin for power good indicator
 - TPS566231 and TPS566231P for auto-skip mode
 - TPS566238 and TPS566238P for continuous current mode
- Small solution size and ease of use
 - Integrated power MOSFET with $R_{DS(on)}$ 20.8 $m\Omega$ and 10.6 $m\Omega$
 - D-CAP3[™] architecture control for fast transient response and internal compensation
 - 1.5-mm × 2.0-mm HotRod[™] QFN package
 - Create a custom design with the WEBENCH® Power Designer

2 Applications

- Digital TV, set-top box, gaming consoles
- Server, storage and networking point-of-load
- Industrial PC, IP camera, and factory automation
 applications

3 Description

The TPS56623x are simple, easy to use, highefficiency, 6-A synchronous buck converters in a QFN 9-pin 1.5-mm x 2.0-mm package.

The devices operate with wider supply input voltage ranging from 3 V to 18 V. The D-CAP3[™] control mode was adopted to provide a fast transient response, good line and load regulation, no requirement for external compensation, and to support low-ESR output capacitors.

The TPS566231 and TPS566231P operate in Eco-Mode[™] for high efficiency during light load operation, and are designed with ULQ[™] (Ultra Low Quiescent) feature, achieving 50-uA quiescent current to enable long battery life in low-power applications. The TPS566238 and TPS566238P operate in continuous current mode, which maintains lower output ripple during all load conditions.

The TPS566231 and TPS566238 soft-start time can be adjusted through the SS pin. The TPS566231P and TPS566238P indicate power good through the PG pin.

The TPS56623x can support up to 98% duty cycle operation, and integrate complete protection through OVP, OCP, UVLO, OTP, and UVP with hiccup. They are each available in a 9-pin 1.5-mm x 2.0-mm HotRodTM package and the junction temperature is specified from -40°C to 125°C.

		11
PART NUMBER	PACKAGE ⁽¹⁾	BODY SIZE (NOM)
TPS566231		
TPS566238	VQFN (9)	1.50 mm × 2.00 mm
TPS566231P		1.50 mm ^ 2.00 mm
TPS566238P		

Device Information

(1) For all available packages, see the orderable addendum at the end of the data sheet.



TPS566231 Efficiency Versus Output Current



An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications, intellectual property matters and other important disclaimers. PRODUCTION DATA.



Table of Contents

1 Features	1
2 Applications	1
3 Description	1
4 Revision History	2
5 Pin Configuration and Functions	3
6 Specifications	4
6.1 Absolute Maximum Ratings	4
6.2 ESD Ratings	4
6.3 Recommended Operating Conditions	4
6.4 Thermal Information	5
6.5 Electrical Characteristics	<mark>5</mark>
6.6 Typical Characteristics	7
7 Detailed Description	11
7.1 Overview	11
7.2 Functional Block Diagram	11
7.3 Feature Description	

7.4 Device Functional Modes	.14
8 Application and Implementation	. 15
8.1 Application Information	. 15
8.2 Typical Application	. 15
9 Power Supply Recommendations	.21
10 Layout	.22
10.1 Layout Guidelines	
10.2 Layout Example	. 22
11 Device and Documentation Support	
11.1 Receiving Notification of Documentation Updates.	.23
11.2 Support Resources	. 23
11.3 Trademarks	. 23
11.4 Electrostatic Discharge Caution	.23
11.5 Glossary	
12 Mechanical, Packaging, and Orderable	
Information	.24

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

CI	nanges from Revision * (May 2020) to Revision A (January 2021)	Page
•	Changed device status from Advance Information to Production Data	1
•	Updated the numbering format for tables, figures and cross-references throughout the document	1



5 Pin Configuration and Functions



Figure 5-1. TPS566231/TPS566238 Package (Top View)



Figure 5-2. TPS566231P/TPS566238P Package (Top View)

Table	5-1.	Pin	Functions	

PIN		PIN DESCRIPTION	
NAME	NO.	"0	DESCRIPTION
vcc	1	0	5.0-V internal VCC LDO output. This pin supplies voltage to the internal circuitry and gate driver. Bypass this pin with a 1- μ F capacitor. If V _{VIN} is lower than 5 V, VCC will follow the V _{IN} voltage.
FB	2	I	Converter feedback input. Connect to the center tap of the resistor divider between output voltage and ground.
EN	3	I	Enable pin of buck converter. The EN pin is a digital input pin, so it decides to turn on or turn off the buck converter. If the EN pin is open, the internal pullup current occurs to enable converter.
PGND	4	G	Ground pin. Power ground return for the switching circuit. Connect sensitive SS and FB returns to PGND at a single point.
VIN	5, 6	Р	Input voltage supply pin. Connect the input decoupling capacitors between VIN and PGND.
BST	7	0	Supply input for the gate drive voltage of the high-side MOSFET. Connect the bootstrap capacitor between BST and SW. 0.1 μ F is recommended.
SW	8	0	Switch node terminal. Connect the output inductor to this pin.
		0	TPS566231 and TPS566238 soft-start control pin. Connecting an external capacitor sets the soft-start time.
SS/PG	9	0	TPS566231P and TPS566238P open-drain power good indicator. It is asserted low if output voltage is out of PG threshold, over voltage, or if the device is under thermal shutdown, EN shutdown, or during soft start.



6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

			MIN	MAX	UNIT
		VIN	-0.3	20	V
	Input voltage Output voltage Operating junction temp Storage temperature	BST	-0.3	26	V
		BST (10-ns transient)	-0.3	28	V
	Input voltage	BST-SW	-0.3	7	V
	input voltage	VIN-SW		22	V
		VIN-SW (10-ns transient)		25.5	V
		SS, FB, EN, PG	-0.3	6	V
	Output voltage	PGND	-0.3	0.3	V
		SW	-2	20	V
		SW (10-ns transient)	-5.5	22	V
		VCC	-0.3	6	V
TJ	Operating junction ter	nperature	-40	150	°C
T _{stg}	Storage temperature		-55	150	°C

(1) Stresses beyond those listed under Absolute Maximum Rating may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Condition. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

			VALUE	UNIT
		Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins ⁽¹⁾	±2000	
V _(ESD)	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins ⁽²⁾	±500	V

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
		VIN	3	18	V
	Input voltage	BST	-0.1	23.5	V
	Input voltage	BST-SW	-0.1	5.5	V
		SS, FB, EN, PG	-0.1	5.5	V
		PGND	-0.1	0.1	V
	Output voltage	SW	-1	18	V
	Output voltage	VCC	-0.1	5.5	V
I _{OUT}	Output current	·	0	6	А
TJ	Operating junction ter	nperature	-40	125	°C



6.4 Thermal Information

		TPS56623x	
	THERMAL METRIC ⁽¹⁾	RQF (VQFN)	UNIT
		9 PINS	
R _{0JA}	Junction-to-ambient thermal resistance	89.6	°C/W
$R_{\theta JA_effective}$	Junction-to-ambient thermal resistance with TI EVM	44	°C/W
R _{0JC(top)}	Junction-to-case (top) thermal resistance	72.2	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	25	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	2.2	°C/W
Ψ_{JB}	Junction-to-board characterization parameter	24.8	°C/W
R _{θJC(bot)}	Junction-to-case (bottom) thermal resistance	NA	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

6.5 Electrical Characteristics

 $T_J = -40^{\circ}C$ to 125°C, $V_{IN} = 12 V$ (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
INPUT SUP	PLY VOLTAGE				I	
VIN	Input voltage range	V _{IN}	3		18	V
	VIN Secola Second	No load, V _{EN} = 5 V, non-switching (TPS566231/TPS566231P)	25	50	75	μA
I _{VIN}	VIN Supply Current	No load, V _{EN} = 5 V, non-switching (TPS566238/TPS566238P)	275	375	475	μA
I _{INSDN}	VIN Shutdown Current	No load, V _{EN} = 0 V		3.2	5	μA
UVLO						
		Wake up V _{IN} voltage	2.62	2.74	2.86	V
V _{UVLOVIN}	VIN UVLO threshold	Shut down V _{IN} voltage	2.44	2.54	2.64	V
		Hysteresis V _{IN} voltage		200		mV
VCC OUTPL	T					
V _{cc}	C VCC Output Voltage	V _{IN} = 12 V	4.7	5	5.2	V
V CC		V _{IN} = 3 V		3		V
I _{cc}	VCC Current Limit	V _{IN} = 12 V	20			mA
CC		V _{IN} = 3 V	5			mA
FEEDBACK	VOLTAGE					
V	FB voltage	$T_J = 25^{\circ}C$	594	600	606	mV
V _{FB}		$T_J = -40^{\circ}C$ to $125^{\circ}C$	591	600	609	mV
MOSFET	•		•			
Р		T _J = 25°C, V _{IN} ≥ 5 V		20.8		mΩ
R _{DS (ON)} HI	High-side MOSFET Rds(on)	T _J = 25°C, V _{IN} = 3 V		25.8		mΩ
D	Low-side MOSFET Rds(on)	$T_J = 25^{\circ}C, V_{IN} \ge 5 V$		10.6		mΩ
R _{DS (ON)LO}		T _J = 25°C, V _{IN} = 3 V		13		mΩ
I _{OCL}	Over Current threshold	Valley current set point	6.1	7.4	8.9	А
I _{NOCL}	Negative Over Current threshold		2	3.4	5.3	А
DUTY CYCL	E and FREQUENCY CONTROL					
F _{SW}	Switching Frequency	T _J = 25°C, V _{VOUT} = 1.0 V		600		kHz
T _{ON(MIN)}	Minimum On-time ⁽¹⁾	T _J = 25°C		50	90	ns
T _{OFF(MIN)}	Minimum Off-time ⁽¹⁾	V _{FB} = 0.5 V		100		ns



 T_J = -40°C to 125°C, V_{IN} = 12 V (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
LOGIC THE	RESHOLD					
V _{EN(ON)}	EN Threshold High-level		1.13	1.19	1.25	V
V _{EN(OFF)}	EN Threshold Low-level		1.01	1.08	1.16	V
V _{ENHYS}	EN Hysteresis			110		mV
I _{EN}	EN Pull up Current	V _{EN} = 1.0 V		2		uA
OUTPUT D	ISCHARGE and SOFT START					
R _{DIS}	Discharge resistance	$T_{J} = 25^{\circ}C, V_{VOUT} = 0.5 V, V_{EN} = 0 V$		114		Ω
I _{SS}	Soft-start Charge Current	TPS566231/TPS566238	5	6.5	8.5	uA
T _{SS}	Internal Soft-start Time	TPS566231P/TPS566238P	0.93	1.9	2.9	ms
POWER GO	OOD (TPS566231P/TPS566238P)					
	PG Start-up Delay	PG from low-to-high		1		ms
T _{PGDLY}	PG Start-up Delay	PG from high-to-low		32		us
		VFB falling (fault)	80	85	90	%
	PG Threshold	VFB rising (good)	85	90	95	%
V _{PGTH} PG Threshold		VFB rising (fault)	110	115	120	%
		VFB falling (good)	105	110	115	%
V _{PG_L}	PG Sink Current Capability	I _{OL} = 4 mA			0.4	V
I _{PGLK}	PG Leak Current	V _{PGOOD} = 5.5 V			1	uA
Ουτρυτ υ	NDERVOLTAGE AND OVERVOLTAGE PR	OTECTION				
V _{OVP}	OVP Trip Threshold		110	115	120	%
t _{OVPDLY}	OVP Prop deglitch	T _J = 25°C		32		us
V _{UVP}	UVP Trip Threshold		55	60	65	%
t _{UVPDLY}	UVP Prop deglitch			256		us
t _{UVPDEL}	Output Hiccup delay relative to SS time	UVP detect		256		us
t _{UVPEN}	Output Hiccup enable delay relative to SS time	UVP detect (TPS566231/TPS566238)		7		cycles
t _{UVPEN}	Output Hiccup enable delay relative to SS time	UVP detect (TPS566231P/ TPS566238P)		19		ms
THERMAL	PROTECTION					
T _{OTP}	OTP Trip Threshold ⁽¹⁾			160		°C
T _{OTPHSY}	OTP Hysteresis ⁽¹⁾			25		°C

(1) No production test, specified by design.



6.6 Typical Characteristics

 T_J = -40°C to 125°C, V_{IN} = 12 V (unless otherwise noted)



TPS566231, TPS566238 SLUSDQ7A – MAY 2020 – REVISED JANUARY 2021









TPS566231, TPS566238



SLUSDQ7A - MAY 2020 - REVISED JANUARY 2021





7 Detailed Description

7.1 Overview

The TPS56623x is an 6-A integrated FET synchronous buck converter that operates from 3-V to 18-V input voltage (V_{IN}) and 0.6-V to 7-V output voltage. The proprietary D-CAP3TM mode enables low external component count, ease of design, and optimization of the power design for cost, size, and efficiency. The key feature of the TPS566231 and TPS566231P is ultra-low quiescent current (ULQTM) mode. This feature enables long battery life in system standby mode and high efficiency under light load conditions. The devices employ D-CAP3 mode control that provides fast transient response with no external compensation components and an accurate feedback voltage. The control topology provides a seamless transition between CCM operating mode in heavier load conditions.

This Eco-mode[™] allows the TPS566231 and TPS566231P to maintain high efficiency at light load. The TPS566238 and TPS566238P work in continuous current mode to maintain lower output ripple in all load conditions. The soft-start time of the TPS566231 and TPS566238 can be adjusted through the SS pin. The TPS566231P and TPS566238P indicate power good through the PG pin. The devices are able to adapt to both low equivalent series resistance (ESR) output capacitors such as POS-CAP or SP-CAP, and ultra-low ESR ceramic capacitors.

7.2 Functional Block Diagram





7.3 Feature Description

7.3.1 PWM Operation and D-CAP3 Control

The main control loop of the buck is an adaptive on-time pulse width modulation (PWM) controller that supports a proprietary D-CAP3 mode control. D-CAP3 mode control combines adaptive on-time control with an internal compensation circuit for pseudo-fixed frequency and low external component count configuration with both low-ESR and ceramic output capacitors. It is stable even with virtually no ripple at the output. The TPS56623x also includes an error amplifier that makes the output voltage very accurate.

At the beginning of each cycle, the high-side MOSFET is turned on. This MOSFET is turned off after an internal one-shot timer expires. This one-shot duration is set proportional to the output voltage, V_{OUT} , and is inversely proportional to the converter input voltage, V_{IN} , to maintain a pseudo-fixed frequency over the input voltage range, hence it is called adaptive on-time control. The one-shot timer is reset and the high-side MOSFET is turned on again when the feedback voltage falls below the reference voltage. An internal ripple generation circuit is added to the reference voltage for emulating the output ripple. This enables the use of very low-ESR output capacitors such as multi-layered ceramic caps (MLCC). No external current sense network or loop compensation is required for D-CAP3 control topology.

For any control topology that is compensated internally, there is a range of the output filter it can support. The output filter used with the devices is a low-pass L-C circuit. This L-C filter has a double-pole frequency described in Equation 1.

$$f_{p} = \frac{1}{2 \times \pi \times \sqrt{L_{OUT} \times C_{OUT}}}$$
(1)

At low frequency, the overall loop gain is set by the output set-point resistor divider network and the internal gain of the TPS56623x. The low-frequency L-C double pole has a 180 degree drop in-phase. At the output filter frequency, the gain rolls off at a -40-dB per decade rate and the phase drops rapidly. The internal ripple generation network introduces a high-frequency zero that reduces the gain rolloff from -40-dB to -20-dB per decade and leads the 90 degree phase boost. The internal ripple injection high-frequency zero is about 45 kHz. The inductor and capacitor selected for the output filter is recommended such that the double pole is located close to 1/3 the high-frequency zero so that the phase boost provided by this high-frequency zero provides adequate phase margin for the stability requirement. The crossover frequency of the overall system should usually be targeted to be less than one-third of the switching frequency (F_{SW}).

7.3.2 Soft Start

The TPS566231 and TPS566238 have an external SS pin is provided for setting soft-start time. When the EN pin becomes high, the soft start function begins ramping up the reference voltage to the PWM comparator.

If the application needs a longer soft start time than 0.5 ms, it can be set by connecting a capacitor on the SS pin. When the EN pin becomes high, the soft-start charge current (I_{SS}) begins charging the external capacitor (C_{SS}) connected between SS and ground. The devices tracks the lower of the internal soft-start voltage or the external soft-start voltage as the reference. The estimated equation for the soft-start time (T_{SS}) is shown in Equation 2:

$$T_{ss}(ms) = \frac{1.4 \times C_{ss}(nF) \times V_{REF}(V)}{I_{ss}(uA)}$$

where

- V_{REF} is 0.6 V
- I_{SS} is 6.5 μA

(2)



7.3.3 Power Good

The TPS566231P and TPS566238P have the PG pin as a power good indicator. The PG pin is an open-drain output. Once the V_{FB} is between 90% and 110% of the internal reference voltage (V_{REF}), the PG is de-asserted and floats after a 1-ms de-glitch time. A 100-k Ω pullup resistor is recommended to pull the voltage up to VCC. The PG pin is pulled low when:

- the FB pin voltage is lower than 85% or greater than 115% of the target output voltage,
- the device an OVP, UVP, or thermal shutdown event,
- or during the soft-start period.

7.3.4 Large Duty Operation

The TPS56623x can support large duty operations by smoothly dropping down the switching frequency. When $V_{IN} / V_{OUT} < 1.6$ and the V_{FB} is lower than internal V_{REF} , the switching frequency is allowed to smoothly drop to make T_{ON} extended to implement the large duty operation and also improve the performance of the load transient performance. The minimum switching frequency is limited with about 165 kHz with typical minimum off-time of 100 ns. The TPS56623x can support up to 98% duty cycle operation.

7.3.5 Overcurrent Protection and Undervoltage Protection

The TPS56623x has overcurrent protection and undervoltage protection. The output overcurrent limit (OCL) is implemented using a cycle-by-cycle valley detect circuit. The switch current is monitored during the OFF state by measuring the low-side FET drain-to-source voltage. This voltage is proportional to the switch current. To improve accuracy, the voltage sensing is temperature compensated.

During the on-time of the high-side FET switch, the switch current increases at a linear rate determined by V_{IN} , V_{OUT} , the on-time, and the output inductor value. During the on-time of the low-side FET switch, this current decreases linearly. The average value of the switch current is the load current I_{OUT} . If the monitored current is above the OCL level, the converter maintains low-side FET on and delays the creation of a new set pulse, even the voltage feedback loop requires one, until the current level becomes OCL level or lower. In subsequent switching cycles, the on-time is set to a fixed value and the current is monitored in the same manner.

There are some important considerations for this type of overcurrent protection. When the load current is higher than the overcurrent threshold by one half of the peak-to-peak inductor ripple current, the OCL is triggered and the current is being limited. The output voltage tends to drop because the load demand is higher than what the converter can support. When the output voltage falls below 60% of the target voltage, the UVP comparator detects it and the device will shut off after a wait time of 256 μ s and then restart after the hiccup time (typically 7 × T_{ss}). When the overcurrent condition is removed, the output will be recovered.

7.3.6 Overvoltage Protection

The TPS56623x has the overvoltage protection feature. When the output voltage becomes higher than 115% of the target voltage, the OVP is triggered. The output will be discharged after a wait time of 32 μ s, and both the high-side MOSFET driver and the low-side MOSFET driver turnoff. When the overvoltage condition is removed, the output voltage will be recovered.

7.3.7 UVLO Protection

Undervoltage lockout protection (UVLO) monitors the V_{IN} power input. When the voltage is lower than UVLO threshold voltage, the device is shut off and output is discharged. This is a non-latch protection.

7.3.8 Output Voltage Discharge

The TPS56623x has the discharge function by using internal MOSFET of about 114- Ω R_{DS(on)}, which discharges the output V_{OUT} through the SW node during any event like output overvoltage protection, output undervoltage protection, TSD, if VCC voltage below the UVLO, and when the EN pin voltage (V_{EN}) is below the turnon threshold. The discharge is slow due to the lower current capability of the MOSFET.



7.3.9 Thermal Shutdown

The TPS56623x monitors the internal die temperature. If the temperature exceeds the threshold value (typically 160°C), the device is shut off and the output will be discharged. This is a non-latched protection, the device restarts switching when the temperature goes below the thermal shutdown threshold.

7.4 Device Functional Modes

7.4.1 Advanced Eco-mode Control

The TPS566231 and TPS566231P operate in advanced Eco-mode mode, which maintains high light load efficiency. As the output current decreases from heavy load conditions, the inductor current is also reduced and eventually comes to a point where the rippled valley touches zero level, which is the boundary between continuous conduction and discontinuous conduction modes. The rectifying MOSFET is turned off when the zero inductor current is detected. As the load current further decreases, the converter runs into discontinuous conduction mode. The on-time is kept almost the same as it was in continuous conduction mode so that it takes longer time to discharge the output capacitor with smaller load current to the level of the reference voltage. This makes the switching frequency lower, proportional to the load current, and keeps the light load efficiency high. The light load current where the transition to Eco-mode operation happens ($I_{OUT(LL)}$) can be calculated from Equation 3.

$$I_{OUT(LL)} = \frac{1}{2 \times L_{OUT} \times F_{SW}} \times \frac{(V_{IN} - V_{OUT}) \times V_{OUT}}{V_{IN}}$$
(3)

After identifying the application requirements, design the output inductance (L_{OUT}) so that the inductor peak-topeak ripple current is approximately between 20% and 30% of the $I_{OUT(max)}$ (peak current in the application). It is also important to size the inductor properly so that the valley current does not hit the negative low-side current limit.

7.4.2 Force CCM Mode

The TPS566238 and TPS566238P operate in Force CCM (FCCM) mode, which keeps the converter operating in continuous current mode during light-load conditions and allows the inductor current to become negative. During FCCM mode, the switching frequency (F_{SW}) is maintained at an almost constant level over the entire load range, which is suitable for applications requiring tight control of the switching frequency and output voltage ripple at the cost of lower efficiency under light load.

7.4.3 Standby Operation

The TPS56623x can be placed in standby mode by pulling the EN pin low. The device operates with a shutdown current of 3.2 μ A when in standby condition. The EN pin is pulled high internally. When floating, the part is enabled by default.



8 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

8.1 Application Information

The schematic of Figure 8-1 shows a typical application for TPS566231 with 1-V output. This design converts an input voltage range of 3 V to 18 V down to 1 V with a maximum output current of 6 A.

8.2 Typical Application



Figure 8-1. 1-V, 6-A Reference Design

8.2.1 Design Requirements

Table 8-1 lists the design parameters for this example.

	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNIT				
V _{OUT}	Output voltage			1		V				
I _{OUT}	Output current			6		А				
ΔV _{OUT}	Transient response	0.1 A - 6 A load step, 2.5 A/µs		±50		mV				
V _{IN}	Input voltage		3	12	18	V				
V _{OUT(ripple)}	Output voltage ripple	CCM condition		14		mV _(P-P)				
F _{SW}	Switching frequency			600		kHz				
T _A	Ambient temperature			25		°C				

Table 8-1. Design Parameters

8.2.2 Detailed Design Procedure

8.2.2.1 External Component Selection

8.2.2.1.1 Output Voltage Set Point

To change the output voltage of the application, it is necessary to change the value of the upper feedback resistor. By changing this resistor, you can change the output voltage above 0.6 V. See Equation 4.

$$V_{OUT} = 0.6 \times (1 + \frac{R_{UPPER}}{R_{LOWER}})$$

(4)



8.2.2.1.2 Inductor Selection

The inductor ripple current is filtered by the output capacitor. A higher inductor ripple current means the output capacitor should have a ripple current rating higher than the inductor ripple current. See Table 8-2 for recommended inductor values.

The RMS and peak currents through the inductor can be calculated using Equation 5 and Equation 6. It is important that the inductor is rated to handle these currents.

$$I_{L(RMS)} = \sqrt{\left(I^{2}_{OUT} + \frac{1}{12} \times \left(\frac{V_{OUT} \times (V_{IN(max)} - V_{OUT})}{V_{IN(max)} \times L_{OUT} \times F_{SW}}\right)^{2}\right)}$$

$$I_{L(peak)} = I_{OUT} + \frac{I_{L(ripple)}}{2}$$
(6)

During transient and short-circuit conditions, the inductor current can increase up to the current limit of the device so it is safe to choose an inductor with a saturation current higher than the peak current under current limit condition.

8.2.2.1.3 Output Capacitor Selection

After selecting the inductor the output capacitor needs to be optimized. In D-CAP3, the regulator reacts within one cycle to the change in duty cycle so the good transient performance can be achieved without needing large amounts of output capacitance. The recommended output capacitance range is given in Table 8-2. It is not recommended to choose the combination of *minimum* inductance and *minimum* capacitance or *maximum* inductance and *maximum* capacitance.

Ceramic capacitors have very low ESR, otherwise the maximum ESR of the capacitor should be less than $V_{OUT(ripple)}/I_{OUT(ripple)}$.

V _{OUT} (V)	R _{LOWER} (kΩ)	R _{UPPER} (kΩ)		L _{ΟUT} (μΗ)		C _{OUT}	C _{FF} (PF)	
			MIN	ТҮР	MAX	MIN	MAX	OFF (FF)
0.6	10	0	0.68	1	4.7	44	220	-
1	30	20	0.68	1	4.7	44	220	-
1.2	20	20	1	1.2	4.7	44	220	-
1.8	20	40	1	1.5	4.7	44	220	0-50
3.3	20	90	1.5	2.2	4.7	44	220	10-100
5.0	30	220	1.5	2.2	4.7	44	220	10-100

Table 8-2. Recommended Component Values



8.2.2.1.4 Input Capacitor Selection

The devices require input decoupling capacitors on power supply input V_{IN} and the bulk capacitors are needed depending on the application. The minimum input capacitance required is given in Equation 7.

$$C_{IN(min)} = \frac{I_{OUT} \times V_{OUT}}{V_{INripple} \times V_{IN} \times F_{SW}}$$
(7)

TI recommends using high-quality X5R or X7R input decoupling capacitors of 30 μ F on the input voltage pin V_{IN}. The voltage rating on the input capacitor must be greater than the maximum input voltage. The capacitor must also have a ripple current rating greater than the maximum input current ripple of the application. The input ripple current is calculated by Equation 8:

$$I_{CIN(rms)} = I_{OUT} \times \sqrt{\frac{V_{OUT}}{V_{IN(min)}} \times \frac{(V_{IN(min)} - V_{OUT})}{V_{IN(min)}}}$$
(8)

A 1-µF ceramic capacitor is needed for the decoupling capacitor on VCC pin.

TPS566231, TPS566238 SLUSDQ7A – MAY 2020 – REVISED JANUARY 2021



8.2.3 Application Curves

Figure 8-2 through Figure 8-25 apply to the circuit of Figure 8-1. V_{IN} = 12-V. T_A = 25°C unless otherwise specified.







TPS566231, TPS566238 SLUSDQ7A – MAY 2020 – REVISED JANUARY 2021









9 Power Supply Recommendations

The TPS56623x is intended to be powered by a well-regulated dc voltage. The input voltage range is 3 V to 18 V. The input supply voltage must be greater than the desired output voltage for proper operation. Input supply current must be appropriate for the desired output current. If the input voltage supply is located far from the TPS56623x circuit, additional input bulk capacitance is recommended. Typical values are 100 μ F to 470 μ F.



10 Layout

10.1 Layout Guidelines

- A four-layer PCB for good thermal performance and with maximum ground plane is recommended. 55-mm × 60-mm, four-layer PCB with 2-1-1-2 oz copper is used as example.
- Place the decoupling capacitors right across V_{IN} and VCC as close as possible.
- Place an output inductor and capacitors with IC at the same layer. SW routing should be as short as possible to minimize EMI, and should be a width plane to carry big current. Enough vias should be added to the PGND connection of output capacitor and also as close to the output pin as possible.
- Place a BST resistor and capacitor with IC at the same layer, close to BST and SW plane. 15-mil width trace is recommended to reduce line parasitic inductance.
- Feedback must be routed away from the switching node, BST node, or other high frequency signal.
- V_{IN} trace must be wide to reduce the trace impedance and provide enough current capability.
- Place multiple vias under the device near V_{IN} and PGND and near input capacitors to reduce parasitic inductance and improve thermal performance.

10.2 Layout Example

Figure 10-1 shows the recommended top-side layout. Component reference designators are the same as the circuit shown in Figure 8-1. Resistor divider for EN is not used in the circuit of Figure 8-1, but are shown in the layout for reference.



Figure 10-1. Top-Layer Layout



11 Device and Documentation Support

11.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

11.2 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

11.3 Trademarks

D-CAP3[™], HotRod[™], Eco-Mode[™], ULQ[™], Eco-mode[™], and TI E2E[™] are trademarks of Texas Instruments. All trademarks are the property of their respective owners.

11.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

11.5 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.



12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



23-Jan-2021

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
TPS566231PRQFR	PREVIEW	VQFN-HR	RQF	9	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	1ID	
TPS566231RQFR	PREVIEW	VQFN-HR	RQF	9	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	1H4	
TPS566238PRQFR	PREVIEW	VQFN-HR	RQF	9	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	1IE	
TPS566238RQFR	PREVIEW	VQFN-HR	RQF	9	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	1H5	
XTPS566231RQFR	ACTIVE	VQFN-HR	RQF	9	3000	RoHS (In work) & Green (In work)	Call TI	Call TI	-40 to 125		Samples
XTPS566238RQFR	ACTIVE	VQFN-HR	RQF	9	3000	RoHS (In work) & Green (In work)	Call TI	Call TI	-40 to 125		Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.



www.ti.com

PACKAGE OPTION ADDENDUM

23-Jan-2021

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

RQF0009A

PACKAGE OUTLINE

VQFN-HR - 1 mm max height

PLASTIC QUAD FLATPACK- NO LEAD



- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing 1. per ASME Y14.5M.
- 2. This drawing is subject to change without notice.



RQF0009A

EXAMPLE BOARD LAYOUT

VQFN-HR - 1 mm max height

PLASTIC QUAD FLATPACK- NO LEAD



NOTES: (continued)

- 3. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 4. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



RQF0009A

EXAMPLE STENCIL DESIGN

VQFN-HR - 1 mm max height

PLASTIC QUAD FLATPACK- NO LEAD



NOTES: (continued)

5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (https://www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2021, Texas Instruments Incorporated