



TPS564201

SLVSDJ7A-MAY 2016-REVISED MAY 2016

## TPS564201 4.5-V to 17-V Input, 4-A Synchronous Step-Down Voltage Regulator in SOT-23

Technical

Documents

Sample &

Buy

## 1 Features

- TPS564201 4-A Converter Integrated 50-m $\Omega$  and 22-m $\Omega$  FETs
- D-CAP2<sup>™</sup> Mode Control with Fast Transient Response
- Input Voltage Range: 4.5 V to 17 V
- Output Voltage Range: 0.76 V to 7 V
- Pulse Skip Mode
- 560-kHz Switching Frequency
- Low Shutdown Current Less than 5 µA
- 2.5% Feedback Voltage Accuracy (25°C)
- Startup from Pre-Biased Output Voltage
- Cycle-by-Cycle Overcurrent Limit
- Hiccup-mode Overcurrent Protection
- Non-Latch UVP and TSD Protections
- Fixed Soft Start: 1.0 ms

## 2 Applications

- Digital TV Power Supply
- High Definition Blu-ray<sup>™</sup> Disc Players
- Networking Home Terminal
- Digital Set Top Box (STB)
- Surveillance

### **Simplified Schematic**



## 3 Description

Tools &

Software

The TPS564201 is a simple, easy-to-use, 4-A synchronous step-down converter in SOT-23 package.

Support &

Community

20

The device is optimized to operate with minimum external component count and also optimized to achieve low standby current.

These switch mode power supply (SMPS) devices employ D-CAP2 mode control providing a fast transient response and supporting both lowequivalent series resistance (ESR) output capacitors such as specialty polymer and ultra-low ESR ceramic capacitors with no external compensation components.

The TPS564201 operates in pulse skip mode, maintaining high efficiency during light load operation. The TPS564201 is available in a 6-pin 1.6-mm  $\times$  2.9-mm SOT (DDC) package, and specified from a -40°C to 125°C junction temperature.

#### Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)
TPS564201	DDC (6)	1.60 mm × 2.90 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.



#### **TPS564201 Efficiency**

# Table of Contents

1	Feat	tures	1
2	Арр	lications	1
3	Des	cription	1
4	Rev	ision History	2
5	Pin	Configuration and Functions	3
6	Spe	cifications	3
	6.1	Absolute Maximum Ratings	3
	6.2	ESD Ratings	3
	6.3	Recommended Operating Conditions	4
	6.4	Thermal Information	4
	6.5	Electrical Characteristics	5
	6.6	Typical Characteristics	6
7	Deta	ailed Description	9
	7.1	Overview	9
	7.2	Functional Block Diagram	9

	7.3	Feature Description	9
		Device Functional Modes	
8		lication and Implementation	
	8.1	Application Information	12
	8.2	Typical Application	
9	Pow	er Supply Recommendations	17
10	Lay	out	18
		Layout Guidelines	
		Layout Example	
11	Dev	ice and Documentation Support	19
	11.1	Community Resources	19
	11.2	Trademarks	19
	11.3	Electrostatic Discharge Caution	19
	11.4	Glossary	19
12		hanical, Packaging, and Orderable	
	Info	rmation	19

## 4 Revision History

2

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

CI	Changes from Original (May 2016) to Revision A		
•	Full specification release		1

Product Folder Links: TPS564201

www.ti.com



## 5 Pin Configuration and Functions



#### **Pin Functions**

PIN		1/0	DESCRIPTION	
NAME	NO.	I/O	DESCRIPTION	
GND	1	—	Ground pin Source terminal of low-side power NFET as well as the ground terminal for controller circuit. Connect sensitive VFB to this GND at a single point.	
SW	2	0	Switch node connection between high-side NFET and low-side NFET.	
VIN	3	I	Input voltage supply pin. The drain terminal of high-side power NFET.	
VFB	4	I	Converter feedback input. Connect to output voltage with feedback resistor divider.	
EN	5	I	nable input control. Active high and must be pulled up to enable the device.	
VBST	6	Ο	Supply input for the high-side NFET gate drive circuit. Connect 0.1 $\mu F$ capacitor between VBST and SW pins.	

## 6 Specifications

## 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

		MIN	MAX	UNIT
	VIN, EN	-0.3	19	V
	VBST	-0.3	25	V
	VBST (10 ns transient)	-0.3	27	V
Input voltage	VBST (vs SW)	-0.3	6.5	V
	VFB	-0.3	6.5	V
	SW	-2	19	V
	SW (10 ns transient)	-3.5	21	V
Operating junction temperation	ature, T <sub>J</sub>	-40	150	°C
Storage temperature, $T_{stg}$		-55	150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

## 6.2 ESD Ratings

			VALUE	UNIT
		Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±4000	
V <sub>(ESD)</sub>	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22- $\rm C101^{(2)}$	±1500	V

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

## 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

			MIN	NOM MAX	UNIT
V <sub>IN</sub>	Supply input voltage range		4.5	17	V
		VBST	-0.1	23	
		VBST (10 ns transient)	-0.1	26	
		VBST (vs SW)	-0.1	6.0	
VI	Input voltage range	EN	-0.1	17	V
		VFB	-0.1	5.5	
		SW	-1.8	17	
		SW (10 ns transient)	-3.5	20	
TJ	Operating junction temperature		-40	125	°C

#### 6.4 Thermal Information

		TPS564201	
	THERMAL METRIC <sup>(1)</sup>	DDC (SOT)	UNIT
		6 PINS	
$R_{ extsf{ heta}JA}$	Junction-to-ambient thermal resistance	86.3	°C/W
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	39.4	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	13.3	°C/W
$\Psi_{JT}$	Junction-to-top characterization parameter	1.8	°C/W
Ψ <sub>JB</sub>	Junction-to-board characterization parameter	13.3	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.



## 6.5 Electrical Characteristics

 $T_{\rm J}=-40^{\circ}C$  to 125°C,  $V_{\rm IN}$  = 12 V (unless otherwise noted)

	PARAMETER	TEST CONDITION	IS	MIN	TYP	MAX	UNIT
SUPPLY CUP	RENT						
I <sub>VIN</sub>	Operating – non-switching supply current	$V_{IN}$ current, EN = 5 V, $V_{FB}$ = 1 V	TPS564201		400	510	μA
I <sub>VINSDN</sub>	Shutdown supply current	$V_{IN}$ current, EN = 0 V			0.9	5	μA
LOGIC THRE	SHOLD						
V <sub>ENH</sub>	EN high-level input voltage	EN		1.6			V
V <sub>ENL</sub>	EN low-level input voltage	EN				0.8	V
R <sub>EN</sub>	EN pin resistance to GND	V <sub>EN</sub> = 12 V		225	425	900	kΩ
V <sub>FB</sub> VOLTAG	E AND DISCHARGE RESIST	ANCE					
V <sub>FBTH</sub>	V <sub>FB</sub> threshold voltage	$V_0 = 1.05$ V, continuous mode oper	ration	739	759	779	mV
I <sub>VFB</sub>	V <sub>FB</sub> input current	V <sub>FB</sub> = 0.8 V			0	±0.1	μA
MOSFET							
R <sub>DS(on)h</sub>	High-side switch resistance	$T_A = 25^{\circ}C, V_{BST} - SW = 5.5 V$			50		mΩ
R <sub>DS(on)I</sub>	Low-side switch resistance	$T_A = 25^{\circ}C$			22		mΩ
CURRENT LI	MIT						
I <sub>ocl</sub>	Current limit <sup>(1)</sup>	DC current, V <sub>OUT</sub> = 1.05 V, L <sub>1</sub> = 1.5	δμH	4.2	6	7.7	А
THERMAL SH	HUTDOWN		-				
_	Thermal shutdown	Shutdown temperature			172		
T <sub>SDN</sub>	threshold <sup>(1)</sup>	Hysteresis			38		°C
ON-TIME TIM	ER CONTROL					1	
t <sub>OFF(MIN)</sub>	Minimum off time	V <sub>FB</sub> = 0.68 V			220	280	ns
SOFT START	•						
t <sub>SS</sub>	Soft-start time	Internal soft-start time			1.0		ms
FREQUENCY	,						
F <sub>sw</sub>	Switching frequency	V <sub>IN</sub> = 12 V, V <sub>O</sub> = 1.05 V, FCCM mo	de		560		kHz
-	DERVOLTAGE AND OVERVO						
V <sub>UVP</sub>	Output UVP threshold	Hiccup detect $(H > L)$			65%		
T <sub>HICCUP_WAIT</sub>	Hiccup on time				1.9		ms
T <sub>HICCUP_RE</sub>	Hiccup time before restart				15.5		ms
		1					
		Wake up VIN voltage			4.0	4.3	
UVLO	UVLO threshold	Shutdown VIN voltage		3.3	3.6		V
0.20				0.0			v
		Hysteresis VIN voltage <sup>(1)</sup>			0.4		

(1) Not production tested.

TPS564201

SLVSDJ7A-MAY 2016-REVISED MAY 2016



www.ti.com

## 6.6 Typical Characteristics

 $V_{IN} = 12 V$  (unless otherwise noted)





## Typical Characteristics (continued)

V<sub>IN</sub> = 12 V (unless otherwise noted)



## **Typical Characteristics (continued)**

 $V_{IN}$  = 12 V (unless otherwise noted)





## 7 Detailed Description

## 7.1 Overview

The TPS564201 is a 4-A synchronous step-down converter. The proprietary D-CAP2<sup>™</sup> mode control supports low ESR output capacitors such as specialty polymer capacitors and multi-layer ceramic capacitors without complex external compensation circuits. The fast transient response of D-CAP2<sup>™</sup> mode control can reduce the output capacitance required to meet a specific level of performance.

## 7.2 Functional Block Diagram



Copyright © 2016, Texas Instruments Incorporated

## 7.3 Feature Description

### 7.3.1 Adaptive On-Time Control and PWM Operation

The main control loop of the TPS564201 is adaptive on-time pulse width modulation (PWM) controller that supports a proprietary D-CAP2<sup>™</sup> mode control. The D-CAP2<sup>™</sup> mode control combines adaptive on-time control with an internal compensation circuit for pseudo-fixed frequency and low external component count configuration with both low-ESR and ceramic output capacitors. It is stable even with virtually no ripple at the output.



#### Feature Description (continued)

At the beginning of each cycle, the high-side MOSFET is turned on. This MOSFET is turned off after internal one-shot timer expires. This one shot duration is set inversely proportional to the converter input voltage,  $V_{IN}$ , and proportional to the output voltage  $V_O$ , to maintain a pseudo-fixed frequency over the input voltage range, hence it is called adaptive on-time control. The one-shot timer is reset and the high-side MOSFET is turned on again when the feedback voltage falls below the reference voltage. An internal ramp is added to reference voltage to simulate output ripple, eliminating the need for ESR induced output ripple from D-CAP2<sup>TM</sup> mode control.

#### 7.3.2 Pulse Skip Mode

The TPS564201 is designed with Advanced Eco-mode<sup>™</sup> to maintain high light load efficiency. As the output current decreases from heavy load condition, the inductor current is also reduced and eventually comes to point that its rippled valley touches zero level, which is the boundary between continuous conduction and discontinuous conduction modes. The rectifying MOSFET is turned off when the zero inductor current is detected. As the load current further decreases the converter runs into discontinuous conduction mode. The on-time is kept almost the same as it was in the continuous conduction mode so that it takes longer time to discharge the output capacitor with smaller load current to the level of the reference voltage. This makes the switching frequency lower, proportional to the load current, and keeps the light load efficiency high. The transition point to the light load operation IOUT(LL) current can be calculated in Equation 1.

$$I_{OUT(LL)} = \frac{1}{2 \times L \times f_{SW}} \times \frac{(V_{IN} - V_{OUT}) \times V_{OUT}}{V_{IN}}$$
(1)

#### 7.3.3 Soft Start and Pre-Biased Soft Start

The TPS564201 has an internal 1.0-ms soft-start. When the EN pin becomes high, the internal soft-start function begins ramping up the reference voltage to the PWM comparator.

If the output capacitor is pre-biased at startup, the device initiates switching and starts ramping up only after the internal reference voltage becomes greater than the feedback voltage  $V_{FB}$ . This scheme ensures that the converter ramps up smoothly into regulation point.

#### 7.3.4 Current Protection

The output over-current limit (OCL) is implemented using a cycle-by-cycle valley detect control circuit. The switch current is monitored during the OFF state by measuring the low-side FET drain to source voltage. This voltage is proportional to the switch current. To improve accuracy, the voltage sensing is temperature compensated.

During the on time of the high-side FET switch, the switch current increases at a linear rate determined by  $V_{IN}$ ,  $V_{OUT}$ , the on-time and the output inductor value. During the on time of the low-side FET switch, this current decreases linearly. The average value of the switch current is the load current lout. If the monitored current is above the OCL level, the converter maintains low-side FET on and delays the creation of a new set pulse, even the voltage feedback loop requires one, until the current level becomes OCL level or lower. In subsequent switching cycles, the on-time is set to a fixed value and the current is monitored in the same manner.

There are some important considerations for this type of over-current protection. The load current is higher than the over-current threshold by one half of the peak-to-peak inductor ripple current. Also, when the current is being limited, the output voltage tends to fall as the demanded load current may be higher than the current available from the converter. This may cause the output voltage to fall. When the VFB voltage falls below the UVP threshold voltage, the UVP comparator detects it. And then, the device shuts down after the UVP delay time (typically 24  $\mu$ s) and re-starts after the hiccup time (typically 15.5 ms).

When the over current condition is removed, the output voltage returns to the regulated value.

### 7.3.5 Undervoltage Lockout (UVLO) Protection

UVLO protection monitors the internal regulator voltage. When the voltage is lower than UVLO threshold voltage, the device is shut off. This protection is non-latching.



#### Feature Description (continued)

#### 7.3.6 Thermal Shutdown

The device monitors the temperature of itself. If the temperature exceeds the threshold value (typically 172°C), the device is shut off. This is a non-latch protection.

#### 7.4 Device Functional Modes

#### 7.4.1 Normal Operation

When the input voltage is above the UVLO threshold and the EN voltage is above the enable threshold, the TPS564201 operates in the normal switching mode. Normal continuous conduction mode (CCM) occurs when the minimum switch current is above 0 A. In CCM, the TPS564201 operates at a quasi-fixed frequency of 560 kHz.

#### 7.4.2 Eco-mode<sup>™</sup> Operation

When the TPS564201 is in the normal CCM operating mode and the switch current falls to 0A, the TPS564201 begins operating in pulse skipping eco-mode. Each switching cycle is followed by a period of energy saving sleep time. The sleep time ends when the VFB voltage falls below the eco-mode threshold voltage. As the output current decreases, the perceived time between switching pulses increases.

#### 7.4.3 Standby Operation

When the TPS564201 is operating in either normal CCM or Eco-mode<sup>™</sup>, it may be placed in standby by asserting the EN pin low.



## 8 Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

#### 8.1 Application Information

The device is a typical step-down DC-DC converter for converting a higher dc voltage to a lower dc voltage with a maximum available output current of 4 A. The following design procedure can be used to select component values for the TPS564201. Alternately, the WEBENCH<sup>®</sup> software may be used to generate a complete design. The WEBENCH software uses an iterative design procedure and accesses a comprehensive database of components when generating a design. This section presents a simplified discussion of the design process.

#### 8.2 Typical Application

The application schematic in Figure 14 shows the TPS564201 4.5-V to 17-V input, 1.05-V output converter design meeting the requirements for 4-A output. This circuit is available as the evaluation module (EVM). The sections provide the design procedure.



Figure 14. TPS564201 1.05-V, 4-A Reference Design

#### **Typical Application (continued)**

#### 8.2.1 Design Requirements

Table 1 shows the design parameters for this application.

Tuble 1. Design Futureters				
PARAMETER	EXAMPLE VALUE			
Input voltage range	4.5 to 17 V			
Output voltage	1.05 V			
Transient response, 2-A load step	$\Delta$ Vout = ±5%			
Input ripple voltage	400 mV			
Output ripple voltage	30 mV			
Output current rating	4 A			
Operating frequency	560 kHz			

#### **Table 1. Design Parameters**

#### 8.2.2 Detailed Design Procedure

#### 8.2.2.1 Output Voltage Resistors Selection

The output voltage is set with a resistor divider from the output node to the VFB pin. TI recommends to use 1% tolerance or better divider resistors. Start by using Equation 2 to calculate  $V_{OUT}$ .

To improve efficiency at very light loads consider using larger value resistors. However, using too high of resistance causes the circuit to be more susceptible to noise; and, voltage errors from the VFB input current will be more noticeable.

$$V_{OUT} = 0.759 \times \left(1 + \frac{R1}{R2}\right)$$

#### 8.2.2.2 Output Filter Selection

The LC filter used as the output filter has double pole at:

$$f_{P} = \frac{1}{2\pi\sqrt{L_{OUT} \times C_{OUT}}}$$
(3)

At low frequencies, the overall loop gain is set by the output set-point resistor divider network and the internal gain of the device. The low frequency phase is 180°. At the output filter pole frequency, the gain rolls off at a –40 dB per decade rate and the phase drops rapidly. D-CAP2 introduces a high frequency zero that reduces the gain roll off to –20 dB per decade and increases the phase to 90° one decade above the zero frequency. The inductor and capacitor for the output filter must be selected so that the double pole of Equation 3 is located below the high frequency zero but close enough that the phase boost provided be the high frequency zero provides adequate phase margin for a stable circuit. To meet this requirement use the values recommended in Table 2.

Table 2.	Recommended (	Component	Values
----------	---------------	-----------	--------

OUTPUT	<b>D4</b> (kO)	<b>B</b> 2 (kO)	L	C8 + C9 (µF)						
VOLTAGE (V)	R1 (kΩ)	R2 (kΩ)	MIN	MIN TYP		C0 + C3 (μi )				
1	3.09	10.0	1.5	2.2	4.7	20 to 68				
1.05	3.74	10.0	1.5	2.2	4.7	20 to 68				
1.2	5.76	10.0	1.5	2.2	4.7	20 to 68				
1.5	9.53	10.0	1.5	2.2	4.7	20 to 68				
1.8	13.7	10.0	1.5	2.2	4.7	20 to 68				
2.5	22.6	10.0	2.2	2.2	4.7	20 to 68				
3.3	33.2	10.0	2.2	2.2	4.7	20 to 68				
5	54.9	10.0	3.3	3.3	4.7	20 to 68				
6.5	75	10.0	3.3	3.3	4.7	20 to 68				

13

INSTRUMENTS

**EXAS** 

The inductor peak-to-peak ripple current, peak current and RMS current are calculated using Equation 4, Equation 5, and Equation 6. The inductor saturation current rating must be greater than the calculated peak current and the RMS or heating current rating must be greater than the calculated RMS current.

Use 560 kHz for  $f_{SW}$ . Make sure the chosen inductor is rated for the peak current of Equation 5 and the RMS current of Equation 7.

$$I_{P-P} = \frac{V_{OUT}}{V_{IN(MAX)}} \times \frac{V_{IN(MAX)} - V_{OUT}}{L_{O} \times f_{SW}}$$

$$I_{PEAK} = I_{O} + \frac{I_{P-P}}{I_{O}}$$
(4)

(5)  
$$I_{LO(RMS)} = \sqrt{I_0^2 + \frac{1}{12}I_{P-P}^2}$$
(6)

For this design example, the calculated peak current is 4.4 A and the calculated RMS current is 4 A. The inductor used is a WE 74431122 with a peak current rating of 13 A and an RMS current rating of 9 A.

The capacitor value and ESR determines the amount of output voltage ripple. TheTPS564201 is intended for use with ceramic or other low ESR capacitors. Recommended values range from 20  $\mu$ F to 68  $\mu$ F. Use Equation 7 to determine the required RMS current rating for the output capacitor.

$$I_{CO(RMS)} = \frac{V_{OUT} \times (V_{IN} - V_{OUT})}{\sqrt{12} \times V_{IN} \times L_{O} \times f_{SW}}$$
(7)

For this design two TDK C3216X5R0J226M 22- $\mu$ F output capacitors are used. The typical ESR is 2 m $\Omega$  each. The calculated RMS current is 0.286 A and each output capacitor is rated for 4 A.

#### 8.2.2.3 Input Capacitor Selection

The TPS564201 requires an input decoupling capacitor and a bulk capacitor is needed depending on the application. TI recommends a ceramic capacitor over 10  $\mu$ F for the decoupling capacitor. An additional 0.1- $\mu$ F capacitor (C3) from pin 3 to ground is optional to provide additional high frequency filtering. The capacitor voltage rating needs to be greater than the maximum input voltage.

#### 8.2.2.4 Bootstrap Capacitor Selection

A  $0.1-\mu F$  ceramic capacitor must be connected between the VBST to SW pin for proper operation. TI recommends to use a ceramic capacitor.



#### 8.2.3 Application Curves





**TPS564201** 

SLVSDJ7A-MAY 2016-REVISED MAY 2016





## 9 Power Supply Recommendations

The TPS564201 is designed to operate from input supply voltage in the range of 4.5 V to 17 V. Buck converters require the input voltage to be higher than the output voltage for proper operation. The maximum recommended operating duty cycle is 75%. Using that criteria, the minimum recommended input voltage is  $V_0 / 0.75$ .

**TPS564201** SLVSDJ7A – MAY 2016 – REVISED MAY 2016



## 10 Layout

### **10.1 Layout Guidelines**

- 1. VIN and GND traces should be as wide as possible to reduce trace impedance. The wide areas are also of advantage from the view point of heat dissipation.
- 2. The input capacitor and output capacitor should be placed as close to the device as possible to minimize trace impedance.
- 3. Provide sufficient vias for the input capacitor and output capacitor.
- 4. Keep the SW trace as physically short and wide as practical to minimize radiated emissions.
- 5. Do not allow switching current to flow under the device.
- 6. A separate VOUT path should be connected to the upper feedback resistor.
- 7. Make a Kelvin connection to the GND pin for the feedback path.
- 8. Voltage feedback loop should be placed away from the high-voltage switching trace, and preferably has ground shield.
- 9. The trace of the VFB node should be as small as possible to avoid noise coupling.
- 10. The GND trace between the output capacitor and the GND pin should be as wide as possible to minimize its trace impedance.



## 10.2 Layout Example

Figure 30. TPS564201 Layout Example



## **11** Device and Documentation Support

## **11.1 Community Resources**

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E<sup>™</sup> Online Community *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support TI's Design Support** Quickly find helpful E2E forums along with design support tools and contact information for technical support.

#### 11.2 Trademarks

D-CAP2, Eco-mode, E2E are trademarks of Texas Instruments. WEBENCH is a registered trademark of Texas Instruments. Blu-ray is a trademark of Blu-ray Disc Association. All other trademarks are the property of their respective owners.

#### **11.3 Electrostatic Discharge Caution**



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

## 11.4 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

## 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



13-May-2016

## **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
TPS564201DDCR	ACTIVE	SOT	DDC	6	3000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	4201	Samples
TPS564201DDCT	ACTIVE	SOT	DDC	6	250	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	4201	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW**: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between

the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



## PACKAGE OPTION ADDENDUM

13-May-2016

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

## TAPE AND REEL INFORMATION





## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS564201DDCR	SOT	DDC	6	3000	180.0	9.5	3.17	3.1	1.1	4.0	8.0	Q3
TPS564201DDCT	SOT	DDC	6	250	180.0	9.5	3.17	3.1	1.1	4.0	8.0	Q3

TEXAS INSTRUMENTS

www.ti.com

## PACKAGE MATERIALS INFORMATION

13-May-2016



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS564201DDCR	SOT	DDC	6	3000	184.0	184.0	19.0
TPS564201DDCT	SOT	DDC	6	250	184.0	184.0	19.0

DDC (R-PDSO-G6)

PLASTIC SMALL-OUTLINE



Α. All linear dimensions are in millimeters.

- This drawing is subject to change without notice. Β.
- C. Body dimensions do not include mold flash or protrusion.
- D. Falls within JEDEC MO-193 variation AA (6 pin).



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconne	ctivity	

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2016, Texas Instruments Incorporated