

www.ti.com SLVSA75 –JULY 2010

Quad Reset Supervisor with Manual Reset Input

Check for Samples: TPS386596L33

FEATURES

- 4 Voltage Monitors
- Threshold Accuracy: 0.25% (Typical)
- Fixed 50ms RESET delay time
- Active Low Manual Reset Input
- Very Low Quiescent Current: 7μA typical
- SVS-1: Fixed Threshold for monitoring 3.3V
- SVS-2/3/4 Adjustable Threshold Down to 0.4V
- Open Drain RESET Output
- Space Saving 8-pin MSOP Package

APPLICATIONS

- Notebook / Desktop Computers
- Industrial Equipment
- Telecom, Networking Infrastructure
- · Server, Storage Equipment
- DSP and Microcontroller Applications
- FPGA/ASIC Applications

DESCRIPTION

The TPS386596L33 monitors four power rails and asserts the RESET signal when any of the SENSE inputs drop below their respective thresholds. SVS-1 can be used to monitor a 3.3V nominal power supply with no external components required. SVS-2, SVS-3, and SVS-4 are adjustable using external resistors and can be used to monitor any power supply voltage higher than 0.4V. All SENSE inputs have a threshold accuracy of 0.25% (typical). The TPS386596L33 also has an active low Manual Reset (MR) that can be used to assert the RESET signal as desired by the application. The open drain, active low RESET output de-asserts using a fixed 50ms delay.

The TPS386596L33 has a low quiescent current of 7µA typical and is available in a space saving 8-pin MSOP package.




Figure 1. TPS386596L33 Typical Application Circuit



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

ORDERING INFORMATION

For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI Web site at www.ti.com.

Custom threshold voltages from 0.80V to 4.6V, 4.8V to 6.0V are available through the use of factory EEPROM programming. Minimum order quantities apply. Contact factory for details and availability.

ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range (unless otherwise noted) (1) (2)

	TPS386596	UNIT
Input voltage range, VCC	-0.3 to 7.0	V
Other voltage ranges: V_{MR} , V_{SENSE1} , V_{SENSE2} , V_{SENSE3} , V_{SENSE4} , V_{RESET}	-0.3 to 7.0	V
RESETpin current	5	mA
ESD rating, HBM	2	kV
ESD rating, CDM	500	V
Continuous total power dissipation	See Thermal Inf Table	ormation
Operating virtual junction temperature range, T _J	-40 to 150	°C
Operating ambient temperature range, T _A	-40 to 125	°C
Storage temperature range, T _{stg}	-65 to 150	°C

⁽¹⁾ Stresses beyond those listed under Absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute—maximum—rated conditions for extended periods may affect device reliability.

THERMAL INFORMATION

	THERMAL METRIC ⁽¹⁾	TPS386596	LINUTC
	THERMAL METRIC**	DGK (8 PINS)	UNITS
θ_{JA}	Junction-to-ambient thermal resistance	183.8	
θ_{JCtop}	Junction-to-case (top) thermal resistance	70.7	
θ_{JB}	Junction-to-board thermal resistance	72.8	°C/W
ΨЈТ	Junction-to-top characterization parameter	4.9	C/VV
ΨЈВ	Junction-to-board characterization parameter	68.4	
θ_{JCbot}	Junction-to-case (bottom) thermal resistance	n/a	

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

Submit Documentation Feedback

⁽²⁾ As a result of the low dissipated power in this device, it is assumed that $T_J = T_A$



www.ti.com SLVSA75 -JULY 2010

ELECTRICAL CHARACTERISTICS

Over the operating temperature range of $T_J = -40^{\circ}\text{C}$ to +125°C. 1.8V < VCC < 6.5V, $R_{/RESET} = 100\text{k}\Omega$ to VCC, $C_{/RESET} = 50\text{pF}$ to GND, unless otherwise noted. Typical values are at $T_J = +25^{\circ}\text{C}$.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Input supply range		1.8		6.5	٧
VCC Supply current (current into VCC	$V_{CC} = 3.3V$, RESET not asserted		7	19	μΑ
pin)	V _{CC} = 6.5V, RESET not asserted		7.5	22	μΑ
Power-up Reset Voltage (1) (2)	$V_{OL(max)} = 0.2V$, IRESET = 15 μ A			0.9	V
Negative-going Input Threshold	SENSE1	2.87	2.90	2.93	V
Accuracy	SENSE2, SENSE3, SENSE4	396	400	404	mV
Heatenesis (Desition asian) on MT air	SENSE1		25	72	mV
Hysteresis (Positive-going) on VII pin	SENSE2, SENSE3, SENSE4		3.5	10	mV
Input pulse width to SENSEn and MR	SENSEn: 1.05VIT ≥ 0.95VIT		4		μs
pins	MR: 0.7VCC ≥ 0.3VCC		50		ns
Input Current at SENSE1	VSENSE1 = 3.3V	2.2	2.75	3.3	μA
Input Current at SENSEn pin, n = 2, 3, 4	VSENSEn = 0.42V	-25		25	nA
RESETdelay time		30	50	70	ms
MR logic low input		0		0.3Vcc	V
MRlogic high input		0.7Vcc			V
Internal pullup resistor on $\overline{\text{MR}}$ pin to VCC			100		kΩ
	I _{OL} = 1mA			0.4	
Low-level RESET output voltage	SENSEn = 0V, 1.3V < VCC < 1.8V, I _{OL} = 0.4mA ⁽¹⁾			0.3	V
RESET Leakage Current	V _{RESET} = 6.5V, RESET not asserted	-300		300	nA
Input pin capacitance			5		pF
	Input supply range VCC Supply current (current into VCC pin) Power-up Reset Voltage ^{(1) (2)} Negative-going Input Threshold Accuracy Hysteresis (Positive-going) on VIT pin Input pulse width to SENSEn and MR pins Input Current at SENSE1 Input Current at SENSEn pin, n = 2, 3, 4 RESETdelay time MR logic low input Internal pullup resistor on MR pin to VCC Low-level RESET output voltage RESET Leakage Current	Input supply range $ \begin{array}{c} \text{VCC Supply current (current into VCC pin)} \\ \text{VCC = 3.3V, $\overline{\text{RESET}}$ not asserted} \\ \text{VCC = 6.5V, $\overline{\text{RESET}}$ not asserted} \\ \text{SENSE1} \\ \text{SENSE2, SENSE3, SENSE4} \\ \text{SENSE1} \\ \text{SENSE2, SENSE3, SENSE4} \\ \text{SENSE1} \\ \text{SENSE1} \\ \text{SENSE1} \\ \text{1.05VIT ≥ 0.95VIT} \\ \hline \hline \hline MR: 0.7VCC \ge 0.3VCC} \\ \text{Input Current at SENSE1} \\ \text{VSENSE1 = 3.3V} \\ \text{VSENSE1 = 3.3V} \\ \text{VSENSE1 = 0.42V} \\ \hline \hline \hline MR logic low input} \\ \hline \hline MR logic low input} \\ \hline \hline MR logic low input} \\ \hline \hline MR logic high input} \\ \hline \text{Internal pullup resistor on $\overline{\text{MR}}$ pin to VCC} \\ \hline Low-level $\overline{\text{RESET}}$ output voltage} \\ \hline \hline \hline RESET Leakage Current} \\ \hline \hline \hline V_{RESET} = 6.5V, $\overline{\text{RESET}}$ not asserted} \\ \hline \hline \hline \hline V_{RESET} = 6.5V, $\overline{\text{RESET}}$ not asserted} \\ \hline \hline \hline \hline \hline \end{tabular}$	Input supply range VCC Supply current (current into VCC pin) VCC = 3.3V, RESET not asserted VCC = 6.5V, RESET not asserted	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	$ \begin{array}{ c c c c c } \hline & & & & & & & & & & & & & & & & & & $

These specs are out of recommended VCC range and only define $\overline{\text{RESET}}$ output performance during VCC ramp up. The lowest supply voltage (VCC) at which $\overline{\text{RESET}}$ becomes active. Trise(VDD) \geq 15us/V.



FUNCTIONAL BLOCK DIAGRAM





Figure 2. TPS386596L33 Block Diagram

www.ti.com SLVSA75 –JULY 2010

DEVICE INFORMATION

PIN CONFIGURATION



MSOP-8

PIN FUNCTIONS

PIN			DESCRIPTION				
NAME	NO.		DESCRIPTION				
SENSE1	4	Monitor voltage input for Supply 1	When the voltage at this terminal drops below the threshold voltage (VIT1= 2.9V), RESET is asserted.				
SENSE2	3	Monitor voltage input for Supply 2	When the voltage at this terminal drops below the threshold voltage (VIT2= 0.4V), RESET is asserted.				
SENSE3	2	Monitor voltage input for Supply 3	When the voltage at this terminal drops below the threshold voltage (VIT3= 0.4V), RESET is asserted.				
SENSE4	1	Monitor voltage input for Supply 4	When the voltage at this terminal drops below the threshold voltage (VIT4= 0.4V), RESET is asserted.				
MR	7	Manual reset input with internal 100	k pull-up to Vcc and 50ns deglitch. Logic low level of this pin asserts RESET.				
RESET	6		RESET is an open-drain output pin. When RESET is asserted, this pin remains in a low-impedance state. When RESET is released, this pin goes to a high-impedance state after 50ms.				
Vcc	8	Supply voltage. Connecting a 0.1 µ	F ceramic capacitor close to this pin is recommended.				
GND	5	Ground					

GENERAL DESCRIPTION

The TPS386596L33 multi-channel reset supervisor provides a complete single reset function for a four power supply system. The design of the SVS is based on the TPS386000 quad supervisor device series. TPS386596 is designed to assert the /RESET signal following the logic in Table 1. The RESET output remains asserted for a 50ms delay time after the event of reset release. The SENSE1 input has a fixed voltage threshold designed to monitor a 3.3V nominal supply. The trip point, V_{IT1} , for SENSE1 is 2.90 (TYP). Each of the remaining SENSEn inputs (n = 2,3,4) can be set to any voltage threshold above 0.4V using an external resistor divider. An active low manual reset (MR) input is also provided for asserting the RESET signal as desired by the system.

RESET OUTPUT

In a typical application of TPS386596, the RESET output is connected to the reset input of a processor (DSP, MCU, CPU, FPGA, ASIC, etc.) or connected to the enable input of voltage regulators (DC-DC, LDO, etc.).

TPS386596 provides an open drain reset output. Pull-up resistors must be used to hold this line high when RESET is not asserted. By connecting a pull-up resistor to the proper voltage rail (up to 6.5V), the RESET output can be connected to other devices at the right interface voltage level. The pull-up resistor should be no smaller than 10kΩ as a result of the finite impedance of the output transistor.

The $\overline{\text{RESET}}$ output is defined for VCC > 0.9V. To ensure that the target processor is properly reset, the VCC supply input should be fed by the power rail which is available as early as possible in the application.

Table 1 describes a truth table of how the RESET output is asserted or released. Figure 3 provides a timing diagram that shows how RESET is asserted and de-asserted in relation to MR and the SENSEn inputs. Once the conditions are met, the transitions from the asserted state to the release state are performed after a fixed 50ms delay time.






Figure 3. Timing Diagram

SENSE INPUTS

The SENSEn inputs provide terminals at which the system voltages can be monitored. If the voltage at any one of the SENSEn pins drops below their respective VITn, then the RESET output is asserted. The comparators have a built-in hysteresis to ensure smooth RESET ransitions. It is good analog design practice to use a 1nF to 10nF bypass capacitor at the SENSEn input to ground, to reduce sensitivity to transients, layout parasitics, and interference between power rails monitored by this device.

A typical connection of resistor dividers is show in Figure 4. SENSE1 is used to monitor a 3.3V nominal power supply voltage with a trip point = 2.90V, and the remaining SENSEn (n=2,3,4) inputs can be used to monitor voltage rails down to 0.4V. Threshold voltages can be calculated using the following equations.

```
VCC2_{target} = (1 + RS2H/RS2L) \times 0.4 (V)
```

 $VCC3_{target} = (1 + RS3H/RS3L) \times 0.4 (V)$

 $VCC4_target = (1 + RS4H/RS4L) \times 0.4 (V)$

www.ti.com SLVSA75 –JULY 2010




Figure 4. Typical TPS386596L33 Application Diagram

MANUAL RESET

The manual reset $\overline{\text{MR}}$ input allows external logic signal from processors, other logic circuits, and/or discrete sensors to initiate a reset. The typical application of a TPS386596 has its RESET output connected to processor. A logic low at $\overline{\text{MR}}$ causes $\overline{\text{RESET}}$ to assert. After $\overline{\text{MR}}$ returns to a logic high and SENSEn are above their respective voltage thresholds, $\overline{\text{RESET}}$ is released after a fixed 50ms reset delay time. An internal 100k Ω pull-up to V_{CC} is integrated on the $\overline{\text{MR}}$ input. There is also an internal 50ns (typical) deglitch circuit.

С	ONDITION	OUTPUT	
MR = L	SENSEn < VITn	RESET = L	Reset asserted
$\overline{MR} = L$	SENSEn > VITn	RESET = L	Reset asserted
MR = H	SENSE1 < VIT1 OR SENSE2 < VIT2 OR SENSE3 < VIT3 OR SENSE4 < VIT4	RESET = L	Reset asserted
MR = H	SENSE1 > VIT1 AND SENSE2 > VIT2 AND SENSE3 > VIT3 AND SENSE4 > VIT4	RESET = H	Reset released

Table 1. RESET Truth Table

IMMUNITY TO SENSE PIN VOLTAGE TRANSIENTS

The TPS386596 is relatively immune to short negative transients on the SENSEn pins. Sensitivity to transients is dependent on how much percentage the sense voltage drops below the threshold voltage, as shown in Figure 8. See Figure 5 for the measurement technique.

TEXAS INSTRUMENTS

PARAMETRIC MEASUREMENT INFORMATION

TEST CONDITION





Figure 5. Measurement Technique for Immunity to Sense Pin Voltage Transient

TYPICAL CHARACTERISTICS

At $T_A = +25$ °C, and $V_{CC} = 3.3$ V, unless otherwise noted.






www.ti.com SLVSA75 -JULY 2010

TYPICAL CHARACTERISTICS (continued)

At $T_A = +25$ °C, and $V_{CC} = 3.3$ V, unless otherwise noted.







Figure 10.

Figure 11.







Figure 12.

Figure 13.






Figure 14.

Figure 15.




Figure 16.





www.ti.com

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan ⁽²⁾	Lead/ Ball Finish	MSL Peak Temp ⁽³⁾	Samples (Requires Login)
TPS386596L33DGKR	ACTIVE	VSSOP	DGK	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	
TPS386596L33DGKT	ACTIVE	VSSOP	DGK	8	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

16-Aug-2012 www.ti.com


TAPE AND REEL INFORMATION

REEL DIMENSIONS





TAPE DIMENSIONS



A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

TAPE AND REEL INFORMATION

*All dimensions are nominal

	Device Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
	TPS386596L33DGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.3	1.3	8.0	12.0	Q1
TPS386596L33DGKR VSSOP DGK 8 2500 330.0 12.4 5.3 3.3 1.3 8.0 12.0 Q1	TPS386596L33DGKT	VSSOP	DGK	8	250	180.0	12.4	5.3	3.3	1.3	8.0	12.0	Q1

www.ti.com 16-Aug-2012



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS386596L33DGKR	VSSOP	DGK	8	2500	370.0	355.0	55.0
TPS386596L33DGKT	VSSOP	DGK	8	250	195.0	200.0	45.0

DGK (S-PDSO-G8)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 per end.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.50 per side.
- E. Falls within JEDEC MO-187 variation AA, except interlead flash.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46C and to discontinue any product or service per JESD48B. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components which meet ISO/TS16949 requirements, mainly for automotive use. Components which have not been so designated are neither designed nor intended for automotive use; and TI will not be responsible for any failure of such components to meet such requirements.

roducts		Applications
	ti aaaa/adia	A

Pr

Audio Automotive and Transportation www.ti.com/automotive www.ti.com/audio www.ti.com/communications **Amplifiers** amplifier.ti.com Communications and Telecom **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** Consumer Electronics www.ti.com/consumer-apps www.dlp.com DSP dsp.ti.com **Energy and Lighting** www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical Logic logic.ti.com Security www.ti.com/security

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

OMAP Mobile Processors www.ti.com/omap TI E2E Community e2e.ti.com

Wireless Connectivity <u>www.ti.com/wirelessconnectivity</u>

www.ti-rfid.com