

www.ti.com SBVS105 – SEPTEMBER 2009

Quad Supply Voltage Supervisors with Programmable Delay and Watchdog Timer

Check for Samples: TPS386000 TPS386020 TPS386040 TPS386060

FEATURES

- 4 Complete SVS Modules on 1 Silicon Platform
- Programmable Delay Time: 1.4ms to 10s
- Very Low Quiescent Current: 12µA typ
- Threshold Accuracy: 0.25% typ
- Adjustable Threshold Down to 0.4V
- SVS-1: Manual Reset (MR) Input
- SVS-4: Window Comparator or Low-Voltage Sensing with VREF (1.2V) Pin
- Watchdog Timer with Dedicated Output
- Well-Controlled RESETn Output During Power-Up
- TPS386000: Open-Drain RESETn and WDO
- TPS386020: Open-Drain RESETn and WDO
- TPS386040: Push-Pull RESETn and WDO
- TPS386060: Push-Pull RESETn and WDO
- Package: 4mm x 4mm, 20-pin QFN

APPLICATIONS

- Analog Sequencing
- All DSP and Microcontroller Applications
- All FPGA/ASIC Applications

DESCRIPTION

The TPS3860x0 family of voltage supervisors can monitor four power rails that are greater than 0.4V with a 0.25% (typical) threshold accuracy. Each of the four supervisory circuits (SVS-n) assert a RESETn or RESETn output signal when the SENSEm input voltage drops below the programmed threshold. With external resistors, the threshold of each SVS-n can be programmed (where n = 1, 2, 3, 4 and m = 1, 2, 3, 4L, 4H).

Each SVS-n has a programmable delay before releasing RESETn or RESETn, and the delay time can be set from 1.4ms to 10s through the CTn pin connection. Only SVS-1 has an active-low manual reset (MR) input; a logic-low input to MR asserts RESET1 or RESET1.

SVS-4 monitors the threshold window using two comparators. The extra comparator can be configured as a fifth SVS to monitor negative voltage with voltage reference output VREF.

The TPS3860x0 has a very low quiescent current of 12µA (typical) and is available in a small, 4mm x 4mm, QFN-20 package.




Figure 1. TPS386000 Typical Application Circuit

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

All trademarks are the property of their respective owners.



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

ORDERING INFORMATION⁽¹⁾

PRODUCT	DESCRIPTION
TPS3860x0yyy z	 x is device configuration option x = 0: Open-drain, active low x = 2: Open-drain, active high x = 4: Push-pull, active low x = 6: Push-pull, active high yyy is package designator z is package quantity

⁽¹⁾ For the most current package and ordering information see the Package Option Addendum at the end of this document, or see the TI web site at www.ti.com.

ABSOLUTE MAXIMUM RATINGS(1)

Over operating junction temperature range, unless otherwise noted.

		TPS3860x0	UNIT
Input voltage range, V _{VCC}		-0.3 to 7.0	V
CT pin voltage range, V _{CT1} , V ₀	CT2, V _{CT3} , V _{CT4}	-0.3 to V _{VCC} + 0.3	V
Other voltage ranges: V _{RESET1} V _{SENSE2} , V _{SENSE3} , V _{SENSE4L} , V	, V _{RESET2} , V _{RESET3} , V _{RESET4} , V _{MR} , V _{SENSE1} , V _{SENSE4H} , V _{WDI} , V _{WDO}	-0.3 to 7.0	V
RESETn , RESETn, WDO, WI	DO, VREF pin current	5	mA
Continuous total power dissipa	ation	See Dissipation Ratings Table	
Operating virtual junction temp	perature range, T _J ⁽²⁾	-40 to +150	°C
Operating ambient temperature	e range	-40 to +125	°C
Storage temperature range, T _{STG}		-65 to +150	°C
ESD rating	Human body model (HBM)	2	kV
	Charged device model (CDM)	500	V

⁽¹⁾ Stresses beyond those listed under the Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under the recommended operating conditions is not implied. Exposure to absolute maximum rated conditions for extended periods may affect device reliability.

DISSIPATION RATINGS

PACKAGE	T _A < +25°C	DERATING FACTOR	T _A = +70°C	T _A = +85°C
	POWER RATING	ABOVE T _A > +25°C	POWER RATING	POWER RATING
RGP	2.86W	28.6mW/°C	1.57W	1.24W

Submit Documentation Feedback

NSTRUMENTS

⁽²⁾ As a result of the low dissipated power in this device, it is assumed that T_J = T_A.

www.ti.com SBVS105 – SEPTEMBER 2009

ELECTRICAL CHARACTERISTICS

Over the operating temperature range of $T_J = -40^{\circ}\text{C}$ to +125°C, 1.8V < V_{VCC} < 6.5V, R_{RESETn} (n = 1, 2, 3, 4) = 100k Ω to V_{VCC} (TPS386000, TPS386020 only), C_{RESETn} (n = 1, 2, 3, 4L, 4H) = 50pF to GND, R_{WDO} = 100k Ω to V_{VCC} , R_{WDO} = 50pF to GND, R_{WDO} = 100k Ω to R_{WDO} = 100k Ω to R_{WDO} = 50pF to GND, and CTn (R_{WDO} = 1, 2, 3, 4) = 0pen, unless otherwise noted. Typical values are at R_{WDO} = 1.2 +25°C

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _{VCC}	Input supply range			1.8		6.5	V
1			V _{VCC} = 3.3V, RESETn or RESETn not asserted, WDI toggling ⁽¹⁾ , no output load, and VREF open		11	19	μA
lvcc	Supply current (curre	ent into voc pin)	V _{VCC} = 6.5V, RESETn or RESETn not asserted, WDI toggling ⁽¹⁾ , no output load, and VREF open		13	22	μA
	Power-up reset voltage (2) (3)	TPS386000, TPS386040	V _{OL} (max) = 0.2V, I _{RESETn} = 15μA			0.9	V
V _{ITN}	Negative-going input	threshold voltage	SENSE1, SENSE2, SENSE3, SENSE4L	396	400	404	mV
V _{ITP}	Positive-going input t	threshold voltage	SENSE4H	396	400	404	mV
V _{HYSN}	Hysteresis (positive-	going) on V _{ITN}	SENSE1, SENSE2, SENSE3, SENSE4L		3.5	10	mV
V _{HYSP}	Hysteresis (negative-	-going) on V _{ITP}	SENSE4H		3.5	10	mV
I _{SENSE}	Input current at SEN		VSENSEm = 0.42V	-25	±1	+25	nA
	CTn pin charging	CT1	$C_{CT1} > 220pF, V_{CT1} = 0.5V^{(4)}$	245	300	355	nA
I _{CT}	current	CT2, CT3, CT4	C _{CTn} > 220pF, V _{CTn} = 0.5V ⁽⁴⁾	235	300	365	nA
V _{TH(CTn)}	CTn pin threshold		C _{CTn} > 220pF	1.180	1.238	1.299	V
V _{IL}	MR and WDI logic lo	w input		0		0.3V _{VCC}	V
V _{IH}	MR and WDI logic hi	gh input		0.7V _{VCC}			V
	Low-level RESETn	All	I _{OL} = 1mA			0.4	V
	or RESETn output voltage	TPS386000, TPS386040	SENSEn = 0V, 1.3V < V _{VCC} < 1.8V, I _{OL} = 0.4mA ⁽²⁾			0.3	٧
V_{OL}		All	I _{OL} = 1mA			0.4	V
	Low-level WDO output voltage	TPS386020, TPS386060	SENSEn = 0V, 1.3V < V _{VCC} < 1.8V, I _{OL} = 0.4mA ⁽²⁾			0.3	٧
	High-level RESETn or RESETn output	TPS386040, TPS386060	I _{OL} = -1mA	V _{VCC} - 0.4			V
V_{OH}	voltage	TPS386060	SENSEn = 0V, $1.3V < V_{VCC} < 1.8V$, $I_{OL} = -0.4 \text{mA}^{(2)}$	V _{VCC} - 0.3			V
VOH	High-level WDO	TPS386040, TPS386060	I _{OL} = -1mA	V _{VCC} - 0.4			V
	output voltage	TPS386040	SENSEn = 0V, 1.3V < V_{VCC} < 1.8V, $I_{OL} = -0.4 \text{mA}^{(2)}$	V _{VCC} - 0.3			V
I _{LKG}	RESETn, RESETn, WDO, and WDO leakage current	TPS386000, TPS386020	V _{RESETn} = 6.5V, RESETn, RESETn, WDO, and WDO are logic high	-300		300	nA
V _{REF}	Reference voltage ou	utput	1μA < I _{VREF} < 0.2mA (source only, no sink)	1.18	1.20	1.22	V
C _{IN}			CTn: 0V to V _{VCC} , other pins: 0V to 6.5V		5		pF
Input pulse width to SENSEm and MR		SENSEm and MR	SENSEm: $1.05V_{ITN} \rightarrow 0.95V_{ITN}$ or $0.95V_{ITP} \rightarrow 1.05V_{ITP}$		4		μs
•	pins		$\overline{\text{MR}}$: $0.7V_{\text{CC}} \rightarrow 0.3V_{\text{VCC}}$		1		ns
	DECET AT DECET	dolov timo	CTn = open	14	20	24	ms
t _D	RESETn or RESETn	uelay time	CTn = V _{VCC}	225	300	375	ms
t_{WDT}	Watchdog timer time	out period	Start from RESET1 or RESET1 release or last WDI transition	450	600	750	ms

⁽¹⁾ Toggling WDI for a period less than t_{WDT} negatively affects I_{VCC} .

⁽²⁾ These specifications are beyond the recommended V_{VCC} range, and only define RESETn or RESETn output performance during VCC ramp up.

⁽³⁾ The lowest supply voltage (V_{VCC}) at which \overline{RESETn} or \overline{RESETn} becomes active; $t_{RISE}(VCC) \ge 15\mu s/V$.

⁽⁴⁾ CTn (where n = 1, 2, 3, or 4) are constant current charging sources working from a range of 0V to $V_{TH(CTn)}$, and the device is tested at $V_{CTn} = 0.5V$. For I_{CT} performance between 0V and $V_{TH(CTn)}$, see Figure 26.

TEXAS INSTRUMENTS

FUNCTIONAL BLOCK DIAGRAMS




Figure 2. TPS386000 Block Diagram

www.ti.com




Figure 3. TPS386020 Block Diagram






Figure 4. TPS386040 Block Diagram



www.ti.com






Figure 5. TPS386060 Block Diagram



PIN CONFIGURATIONS

RGP PACKAGE QFN-20 (TOP VIEW)





PIN ASSIGNMENTS

PIN	N			
NAME	NO.	DES	SCRIPTION	
VCC	14	Supply voltage. Connecting a 0.1µF ceramic capacitor close to this pin is recommended.		
GND	12	Ground		
SENSE1	10	Monitor voltage input to SVS-1	When the voltage at this terminal drops below the threshold voltage (V _{ITN}), RESET1 is asserted.	
SENSE2	9	Monitor voltage input to SVS-2	When the voltage at this $\underline{\text{terminal}}$ drops below the threshold voltage (V _{ITN}), $\overline{\text{RESET2}}$ is asserted.	
SENSE3	8	Monitor voltage input to SVS-3	When the voltage at this terminal drops below the threshold voltage (V _{ITN}), RESET3 is asserted.	
SENSE4L	7	Falling monitor voltage input to SVS-4. When the voltage at this terminal drops below the threshold voltage (V _{ITN}), RESET4 or RESET4 is asserted.		
SENSE4H	6	Rising monitor voltage input to SVS-4. When the voltage at this terminal exceeds the threshold voltage (V _{ITP}), RESET4 or RESET4 is asserted. This pin can also be used to monitor the negative voltage rail in combination with VREF pin.		
CT1	5	Reset delay programming pin for SVS-1	Connecting this pin to VCC through a $40k\Omega$ to	
CT2	4	Reset delay programming pin for SVS-2	200kΩ resistor, or leaving it open, selects a fixed delay time (see the Electrical Characteristics).	
CT3	3	Reset delay programming pin for SVS-3	Connecting a capacitor > 220pF between this pin	
CT4	2	Reset delay programming pin for SVS-4	and GND selects the programmable delay time (see the Reset Delay Time section).	
VREF	13	Reference voltage output. By connecting a resistor network between this pin and the negative power rail, SENSE4H can monitor the negative power rail. This pin is intended to only source current into resistor(s). Do not connect only capacitors and do not connect resistor(s) to a higher voltage than this pin.		
MR	1	Manual reset input for SVS-1. Logic low level of this pin asserts RESET1 or RESET1.		
WDI	20	Watchdog timer (WDT) trigger input. Inputting either a positive or negative logic edge every 610ms (typ) prevents WDT time out at the WDO or WDO pin. Timer starts from releasing event of RESET1 or RESET1.		
NC	11	Not connected. It is recommended to connect th	is pin to the GND pin (pin 12), which is next to this pin.	
(Thermal Pad)	(PAD)	This is the IC substrate. This pad must be connected the printed circuit board (PCB).	ected only to GND or to the floating thermal pattern on	

www.ti.com SBVS105 – SEPTEMBER 2009

PIN ASSIGNMENTS (continued)

PIN					
NAME	NO.	DESCRIPTION			
TPS386000	ı	,			
RESET1	15	Active low reset output of SVS-1	RESETn is an open-drain output pin. When		
RESET2	16	Active low reset output of SVS-2	RESETn is asserted, this pin remains in a		
RESET3	17	Active low reset output of SVS-3	low-impedance state. When RESETn is released, this pin goes to a high-impedance state after the		
RESET4	18	Active low reset output of SVS-4	delay time programmed by CTn.		
WDO	19	Watchdog timer output. This is an open-drain low-impedance state to GND. If there is no W	output pin. When WDT times out, this pin goes to a /DT timeout, this pin stays in a high-impedance state.		
TPS386020					
RESET1	15	Active high reset output of SVS-1	RESETn is open-drain output pin. When RESETn		
RESET2	16	Active high reset output of SVS-2	is asserted, this pin remains in a high impedance		
RESET3	17	Active high reset output of SVS-3	state. When RESETn is released, this pin goes to a low-impedance state after the delay time		
RESET4	18	Active high reset output of SVS-4	programmed by CTn.		
WDO	19	Watchdog timer output. This is an open-drain output pin. When WDT times out, this pin goes to a high-impedance state. If there is no WDT timeout, this pin stays in a low-impedance state to GND.			
TPS386040					
RESET1	15	Active low reset output of SVS-1	RESETn is a push-pull logic buffer output pin.		
RESET2	16	Active low reset output of SVS-2	When RESETn is asserted, this pin remains logic low. When RESETn is released, this pin goes to		
RESET3	17	Active low reset output of SVS-3	logic high after the delay time programmed by		
RESET4	18	Active low reset output of SVS-4	CŤn.		
WDO	19	Watchdog timer output. This is a push-pull ou If there is no WDT timeout, this pin stays in lo	tput pin. When WDT times out, this pin goes to logic low.		
TPS386060					
RESET1	15	Active high reset output of SVS-1	RESETn is a push-pull logic buffer output pin.		
RESET2	16	Active high reset output of SVS-2	When RESETn is a seserted, this pin remains logic		
RESET3	17	Active high reset output of SVS-3	high. When RESETn is released, this pin goes to		
RESET4	18	Active high reset output of SVS-4	logic low after the delay time programmed by CTn.		
WDO	19	Watchdog timer output. This is a push-pull output pin. When WDT times out, this pin goes to logic high If there is no WDT timeout, this pin stays in logic low.			

TYPICAL CHARACTERISTICS

At T_A = +25°C, and V_{CC} = 3.3V, with all four options (TPS386000, TPS386020, TPS386040, and TPS386060) having the same characteristics, unless otherwise noted.





Figure 6.



INSTRUMENTS

Figure 7.

TPS386040
RESETn TIMEOUT PERIOD vs TEMPERATURE (CTn = Open)




Figure 8.

 $\frac{\text{TPS386040}}{\text{RESETn TIMEOUT PERIOD vs TEMPERATURE (CTn = <math>V_{CC}$)}




Figure 9.

TPS386040
RESETn TIMEOUT PERIOD vs TEMPERATURE (CTn = 0.1µF)




Figure 10.

TPS386040
WDO TIMEOUT PERIOD vs TEMPERATURE




Figure 11.

SBVS105-SEPTEMBER 2009

TEXAS INSTRUMENTS

www.ti.com

TYPICAL CHARACTERISTICS (continued)

At T_A = +25°C, and V_{CC} = 3.3V, with all four options (TPS386000, TPS386020, TPS386040, and TPS386060) having the same characteristics, unless otherwise noted.

TPS386040 SENSEN MINIMUM PULSE WIDTH vs SENSEN THRESHOLD OVERDRIVE VOLTAGE




Figure 12.

TPS386040 SENSE2 THRESHOLD VOLTAGE vs TEMPERATURE




Figure 14.

TPS386040 SENSE4L THRESHOLD VOLTAGE vs TEMPERATURE




Figure 16.

TPS386040 SENSE1 THRESHOLD VOLTAGE vs TEMPERATURE




Figure 13.

TPS386040 SENSE3 THRESHOLD VOLTAGE vs TEMPERATURE




Figure 15.

TPS386040 SENSE4H THRESHOLD VOLTAGE vs TEMPERATURE




Figure 17.

TYPICAL CHARACTERISTICS (continued)

At T_A = +25°C, and V_{CC} = 3.3V, with all four options (TPS386000, TPS386020, TPS386040, and TPS386060) having the same characteristics, unless otherwise noted.

OUTPUT VOLTAGE LOW vs OUTPUT CURRENT




Figure 18.

OUTPUT VOLTAGE LOW AT 1mA vs TEMPERATURE

INSTRUMENTS




Figure 19.

OUTPUT VOLTAGE HIGH vs OUTPUT CURRENT




Figure 20.

OUTPUT VOLTAGE HIGH AT 1mA vs TEMPERATURE




Figure 21.

TPS386040 V_{REF} OUTPUT LOAD REGULATION ($V_{CC} = 1.8V$)




Figure 22.

TPS386040 V_{REF} OUTPUT LOAD REGULATION (V_{CC} = 3.3V)





Figure 23.



TYPICAL CHARACTERISTICS (continued)

At T_A = +25°C, and V_{CC} = 3.3V, with all four options (TPS386000, TPS386020, TPS386040, and TPS386060) having the same characteristics, unless otherwise noted.




INSTRUMENTS

TPS386040 V_{REF} AT 0μA vs TEMPERATURE 1.207 NOTE: Y-Axis (1.195V to 1.207V) is 1% of 1.2V. 1.205 $V_{CC} = 6.5V$ 1.203 V_{REF} (V) 1.201 $V_{CC} = 3.3V$ 1.199 $V_{CC} = 1.8V$ 1.197 1.195 130 -50 -30 -10 10 30 50 70 90 110 Temperature (°C)

Figure 24.

Figure 25.

TPS386040 CT1 TO CT4 PIN CHARGING CURRENT vs TEMPERATURE OVER CT PIN VOLTAGE



TEXAS INSTRUMENTS

PARAMETRIC MEASUREMENT INFORMATION

TEST CIRCUIT




Figure 27.

GENERAL DESCRIPTION

The TPS3860x0 multi-channel supervisory device family combines four complete SVS function sets into one IC. The design of each SVS channel is based on the single-channel supervisory device series, TPS3808. The TPS3860x0 is designed to assert RESETn or RESETn signals, as shown in Table 1, Table 2, Table 3, and Table 4. The RESETn or RESETn outputs remain asserted during a

user-configurable delay time after the event of reset release (see the Reset Delay Time section). Each SENSEm (m = 1, 2, 3, 4L, 4H) pin can be set to any voltage threshold above 0.4V using an external resistor divider. A broad range of voltage threshold and reset delay time adjustments can be supported, allowing these devices to be used in a wide array of applications.

Table 1. SVS-1 Truth Table

		OUTPUT		
CONE	DITION	TPS386000 TPS386040	TPS386020 TPS386060	STATUS
MR = Low	SENSE1 < V _{ITN}	RESET1 = Low	RESET1 = High	Reset asserted
MR = Low	SENSE1 > V _{ITN}	RESET1 = Low	RESET1 = High	Reset asserted
MR = High	SENSE1 < V _{ITN}	RESET1 = Low	RESET1 = High	Reset asserted
MR = High	SENSE1 > V _{ITN}	RESET1 = High	RESET1 = Low	Reset released after delay

Table 2. SVS-2 Truth Table

	оит		
CONDITION	TPS386000 TPS386040	TPS386020 TPS386060	STATUS
SENSE2 < V _{ITN}	RESET2 = Low	RESET2 = High	Reset asserted
SENSE2 > V _{ITN}	RESET2 = High	RESET2 = Low	Reset released after delay





	OUT		
CONDITION	TPS386000 TPS386040	TPS386020 TPS386060	STATUS
SENSE3 < V _{ITN}	RESET3 = Low	RESET3 = High	Reset asserted
SENSE3 > V _{ITN}	RESET3 = High	RESET3 = Low	Reset released after delay

Table 4. SVS-4 Truth Table

		OUTPUT		
CON	DITION	TPS386000 TPS386040	TPS386020 TPS386060	STATUS
SENSE4L < V _{ITN}	SENSE4H > V _{ITP}	RESET4 = Low	RESET4 = High	Reset asserted
SENSE4L < V _{ITN}	SENSE4H < V _{ITP}	RESET4 = Low	RESET4 = High	Reset asserted
SENSE4L > V _{ITN}	SENSE4H > V _{ITP}	RESET4 = Low	RESET4 = High	Reset asserted
SENSE4L > V _{ITN}	SENSE4H < V _{ITP}	RESET4 = High	RESET4 = Low	Reset released after delay

Table 5. Watchdog Timer (WDT) Truth Table

		CONDITION		OUT	PUT	
WDO	WDO	RESET1 OR RESET1	WDI PULSE INPUT	TPS386000 TPS386040	TPS386020 TPS386060	STATUS
Low	High	Asserted	Toggling	WDO = low	WDO = high	Remains in WDT timeout
Low	High	Asserted	610ms after last WDI↑ or WDI↓	WDO = low	WDO = high	Remains in WDT timeout
Low	High	Released	Toggling	WDO = low	WDO = high	Remains in WDT timeout
Low	High	Released	610ms after last WDI↑ or WDI↓	WDO = low	WDO = high	Remains in WDT timeout
High	Low	Asserted	Toggling	WDO = high	WDO = low	Normal operation
High	Low	Asserted	610ms after last WDI↑ or WDI↓	WDO = high	WDO = low	Normal operation
High	Low	Released	Toggling	WDO = high	WDO = low	Normal operation
High	Low	Released	610ms after last WDI↑ or WDI↓	WDO = low	WDO = high	Enters WDT timeout

INSTRUMENTS

TEXAS INSTRUMENTS


RESET OUTPUT

In a typical TPS3860x0 application, RESETn or RESETn outputs are connected to the reset input of a processor (DSP, CPU, FPGA, ASIC, etc.), or connected to the enable input of a voltage regulator (DC-DC, LDO, etc.)

The TPS386000 and TPS386020 provide open-drain reset outputs. Pull-up resistors must be used to hold these lines high when RESETn is not asserted, or when RESETn is asserted. By connecting pull-up resistors to the proper voltage rails (up to 6.5V), RESETn or RESETn output nodes can be connected to the other devices at the correct interface voltage levels. The pull-up resistor should be no smaller than $10k\Omega$ because of the safe operation of the output transistors. By using wired-OR logic, any combination of RESETn can be merged into one logic signal.

The TPS386040 and TPS386060 provide push-pull reset outputs. The logic high level of the outputs is determined by the VCC voltage. With this configuration, pull-up resistors are not required and some board area can be saved. However, all the interface logic levels should be examined. All RESETn or RESETn connections must be compatible with the VCC logic level.


The RESETn or RESETn outputs are defined for VCC voltage higher than 0.9V. To ensure that the target processor(s) are properly reset, the VCC supply input should be fed by the available power rail as early as possible in application circuits. Table 1, Table 2, Table 3, and Table 4 are truth tables that describe how the outputs are asserted or released. Figure 28, Figure 29, Figure 30, and Figure 31 show the SVS-n timing diagrams. When the condition(s) are met, the device changes the state of SVS-n from asserted to released after a user-configurable delay time. However, the transitions from released-state to asserted-state are performed almost immediately with minimal propagation delay. Figure 30 describes relationship between threshold voltages (V_{ITN} and V_{HYSN}) and SENSEm voltage; and all SVS-1, SVS-2, SVS-3, and SVS-4 have the same behavior of Figure 30.



NOTE: The TPS386000 or TPS386040 is shown here using RESETn. The TPS386020 and TPS386060 use RESETn; therefore, the diagram of RESETn should be read as RESETn with the opposite polarity.


Figure 28. SVS-1 Timing Diagram





NOTE: The TPS386000 or TPS386040 is shown here using RESETn. The TPS386020 and TPS386060 use RESETn; therefore, the diagram of RESETn should be read as RESETn with the opposite polarity.


Figure 29. SVS-2 Timing Diagram



NOTE: The TPS386000 or TPS386040 is shown here using RESETn. The TPS386020 and TPS386060 use RESETn; therefore, the diagram of RESETn should be read as RESETn with the opposite polarity.


Figure 30. SVS-3 Timing Diagram





NOTE: The TPS386000 or TPS386040 is shown here using RESETn. The TPS386020 and TPS386060 use RESETn; therefore, the diagram of RESETn should be read as RESETn with the opposite polarity.

Figure 31. SVS-4 Timing Diagram



NOTE: The TPS386000 or TPS386040 is shown here using RESETn and WDO. The TPS386020 and TPS386060 use RESETn and WDO; therefore, the diagrams of RESETn and WDO should be read as RESETn and WDO with the opposite polarities.

Figure 32. WDT Timing Diagram

www.ti.com SBVS105 – SEPTEMBER 2009

SENSE INPUT

The SENSEm inputs are pins that allow any system voltages to be monitored. If the voltage at the SENSE1, SENSE2, SENSE3, or SENSE4L pins drops below V_{ITN}, then the corresponding reset outputs are asserted. If the voltage at the SENSE4H pin exceeds V_{ITP} , then $\overline{RESET4}$ or RESET4 is asserted. The comparators have a built-in hysteresis to ensure smooth reset output assertions and deassertions. Although not required in most cases, for extremely noise applications, it is good analog design practice to place a 1nF to 10nF bypass capacitor at the SENSEm input in order to reduce sensitivity to transients, layout parasitics, and interference between power rails monitored by this device. A typical connection of resistor dividers are shown in Figure 33. All the SENSEm pins can be used to monitor voltage rails down to 0.4V. Threshold voltages can be calculated by following equations:

$$\begin{split} & \text{VCC1_target} = (1 + R_{\text{S1H}}/R_{\text{S1L}}) \times 0.4 \text{ (V)} \\ & \text{VCC2_target} = (1 + R_{\text{S2H}}/R_{\text{S2L}}) \times 0.4 \text{ (V)} \\ & \text{VCC3_target} = (1 + R_{\text{S3H}}/R_{\text{S3L}}) \times 0.4 \text{ (V)} \\ & \text{VCC4_target1} = \{1 + R_{\text{S4H}}/(R_{\text{S4M}} + R_{\text{S4L}})\} \times 0.4 \text{ (V)} \\ & \text{VCC4_target2} = \{1 + (R_{\text{S4H}} + R_{\text{S4M}})/R_{\text{S4L}}\} \times 0.4 \text{ (V)} \\ \end{split}$$

Where VCC4_target1 is the undervoltage threshold, and VCC4_target2 is the overvoltage threshold.

WINDOW COMPARATOR

The comparator at the SENSE4H pin has the opposite comparison polarity to the other SENSEm pins. In the configuration shown in Figure 33, this comparator monitors overvoltage of the VCC4 node; combined with the comparator at SENSE4L, SVS-4 forms a window comparator.

NEGATIVE VOLTAGE SENSING

By using voltage reference output VREF, the SVS-4 comparator can monitor negative voltage or positive voltage lower than 0.4V. Figure 1 shows this usage in an application circuit. SVS-4 monitors the positive and negative voltage power rail (for example, +15V and –15V supply to an op amp) and the RESET4 or RESET4 output status continues to be as described in Table 4. Note that $R_{\rm S42H}$ is located at higher voltage position than $R_{\rm S42L}$. The threshold voltage calculations are shown in the following equations:

$$\begin{split} &\text{VCC41_target} = (1 + R_{\text{S41H}}/R_{\text{S41L}}) \times 0.4 \text{ (V)} \\ &\text{VCC42_target} = (1 + R_{\text{S42L}}/R_{\text{S42H}}) \times 0.4 - R_{\text{S42L}}/R_{\text{S42H}} \times \\ &\text{V}_{\text{REF}} \\ &= 0.4 - R_{\text{S42L}}/R_{\text{S42H}} \times 0.8 \text{ (V)} \end{split}$$




Figure 33. Typical Application Circuit (SVS-4: Window Comparator)

RESET DELAY TIME

SBVS105 – SEPTEMBER 2009 www.ti.com

El TEMBER 2000

Each of the SVS-n channels can be configured independently in one of three modes. Table 6 describes the delay time settings.

Table 6. Delay Timing Selection

CTn CONNECTION	DELAY TIME
Pull-up to VCC	300ms (typ)
Open	20 ms (typ)
Capacitor to GND	Programmable

To select the 300ms fixed delay time, the CTn pin should be pulled up to VCC using a resistor from $40k\Omega$ to $200k\Omega$. Please note that there is a pulldown transistor from CTn to GND that turns on every time the device powers on to determine and confirm CTn pin status; therefore, a direct connection of CTn to VCC causes a large current flow. To select the 20ms fixed delay time, the CTn pin should be left open. To program a user-defined adjustable delay time, an external capacitor must be connected between CTn and GND. The adjustable delay time can be calculated by the following equation:

 C_{CT} (nF) = [t_{DELAY} (ms) - 0.5(ms)] × 0.242

Using this equation, a delay time can be set to between 1.4ms to 10s. The external capacitor should be greater than 220pF (nominal) so that the TPS3860x0 can distinguish it from an open CT pin. The reset delay time is determined by the time it takes an on-chip, precision 300nA current source to charge the external capacitor to 1.24V. When the RESETn or RESETn outputs are asserted, the corresponding capacitors are discharged. When the condition to release RESETn or RESETn occurs, the internal current sources are enabled and begin to charge the external capacitors. When the CTn voltage on a capacitor reaches 1.24V, the corresponding RESETn or RESETn pins are released. Note that a low leakage type capacitor (such as ceramic) should be used, and that stray capacitance around this pin may cause errors in the reset delay time.

MANUAL RESET

The manual reset (MR) input allows external logic signal from other processors, logic circuits, and/or discrete sensors to initiate a device reset. Because MR is connected to SVS-1, the RESET1 or RESET1 pin is intended to be connected to processor(s) as a primary reset source. A logic low at MR causes RESET1 or RESET1 to assert. After MR returns to a



logic high and SENSE1 is above its reset threshold, RESET1 or RESET1 is released after the user-configured reset delay time. Note that unlike the TPS3808 series, the TPS3860x0 does not integrate an internal pull-up resistor between MR and VCC.

To control the $\overline{\text{MR}}$ function from more than one logic signal, the logic signals can be combined by wired-OR into the $\overline{\text{MR}}$ pin using multiple NMOS transistors and one pull-up resistor.

WATCHDOG TIMER

The TPS3860x0 provides a watchdog timer with a dedicated watchdog error output, WDO or WDO. The WDO or WDO output enables application board designers to easily detect and resolve the hang-up status of a processor. As with \overline{MR} , the watchdog timer function of the device is also tied to SVS-1. Figure 32 shows the timing diagram of the WDT function. Once RESET1 or RESET1 is released, the internal watchdog timer starts its countdown. Inputting a logic level transition at WDI resets the internal timer count and the timer restarts the countdown. If the TPS3860x0 fails to receive any WDI rising or falling edge within the WDT period, the WDT times out and asserts WDO or WDO. After WDO or WDO is asserted, the device holds the status with the internal latch circuit. To clear this timeout status, a reset assertion of RESET1 or RESET is required. That is, a negative pulse to MR, a SENSE1 voltage less than V_{ITN}, or a VCC power-down is required.


To reset the processor by WDT timeout, $\overline{\text{WDO}}$ can be combined with RESET1 by using the wired-OR with the TPS386000 option.

For legacy applications where the watchdog timer timout causes RESET1 to assert, connect WDO to MR; see Figure 33 for the connections and see Figure 34 and Figure 35 for the timing diagram. This legacy support configuration is available with the TPS386000 and TPS386040.

IMMUNITY TO SENSEN VOLTAGE TRANSIENTS


The TPS3860x0 is relatively immune to short negative transients on the SENSEn pin. Sensitivity to transients depends on threshold overdrive, as shown in the typical performance graph TPS386040 SENSEn Minimum Pulse Width vs SENSEn Threshold Overdrive Voltage (Figure 12).

www.ti.com SBVS105 – SEPTEMBER 2009



NOTE: This configuration (connecting \overline{WDO} and \overline{MR}) is available only with the TPS386000 and TPS386040.

Figure 34. Legacy WDT Configuration Timing Diagram



NOTE: This configuration (connecting \overline{WDO} and $\overline{MR})$ is available only with the TPS386000 and TPS386040.

Figure 35. Enlarged View of Event 1 from Figure 34

PACKAGE OPTION ADDENDUM

www.ti.com 28-Sep-2009

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
TPS386000RGPR	ACTIVE	QFN	RGP	20	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
TPS386000RGPT	ACTIVE	QFN	RGP	20	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
TPS386020RGPR	PREVIEW	QFN	RGP	20	3000	TBD	Call TI	Call TI
TPS386020RGPT	PREVIEW	QFN	RGP	20	250	TBD	Call TI	Call TI
TPS386040RGPR	ACTIVE	QFN	RGP	20	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
TPS386040RGPT	ACTIVE	QFN	RGP	20	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
TPS386060RGPR	PREVIEW	QFN	RGP	20	3000	TBD	Call TI	Call TI
TPS386060RGPT	PREVIEW	QFN	RGP	20	250	TBD	Call TI	Call TI

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 25-Sep-2009


TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS386000RGPR	QFN	RGP	20	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
TPS386000RGPT	QFN	RGP	20	250	180.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
TPS386040RGPR	QFN	RGP	20	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
TPS386040RGPT	QFN	RGP	20	250	180.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2

www.ti.com 25-Sep-2009



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS386000RGPR	QFN	RGP	20	3000	346.0	346.0	29.0
TPS386000RGPT	QFN	RGP	20	250	190.5	212.7	31.8
TPS386040RGPR	QFN	RGP	20	3000	346.0	346.0	29.0
TPS386040RGPT	QFN	RGP	20	250	190.5	212.7	31.8

RGP (S-PQFP-N20) PLASTIC QUAD FLATPACK 4,15 A 3,85 В 15 11 10 16 4,15 3,85 20 Pin 1 Index Area Top and Bottom 0.20 Nominal Lead Frame 1,00 0,80 Seating Plane 0,08 C Seating Height $\frac{0,05}{0,00}$ C 20 4X 2,00 16 10 0,50

NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.

15

B. This drawing is subject to change without notice.

Exposed Thermal Pad

- C. QFN (Quad Flatpack No-Lead) package configuration.
- The package thermal pad must be soldered to the board for thermal and mechanical performance.

 See the Product Data Sheet for details regarding the exposed thermal pad dimensions.
- Check thermal pad mechanical drawing in the product datasheet for nominal lead length dimensions.



Bottom View

 $20X \frac{0,30}{0,18}$

0,10 M C A B 0,05 M C

4203555/F 04/07

THERMAL PAD MECHANICAL DATA




RGP (S-PVQFN-N20)

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No—Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.




Bottom View

NOTES:

- 1) All linear dimensions are in millimeters
- 2) The Pin 1 Identification mark is an optional feature that may be present on some devices In addition, this Pin 1 feature if present is electrically connected to the center thermal pad and therefore should be considered when routing the board layout.

Exposed Thermal Pad Dimensions

RGP (S-PVQFN-N20)



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat—Pack Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com http://www.ti.com.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Applications Products Amplifiers amplifier.ti.com Audio www.ti.com/audio Data Converters Automotive www.ti.com/automotive dataconverter.ti.com DLP® Products Broadband www.dlp.com www.ti.com/broadband DSP Digital Control dsp.ti.com www.ti.com/digitalcontrol Clocks and Timers www.ti.com/clocks Medical www.ti.com/medical Military Interface www.ti.com/military interface.ti.com Optical Networking Logic logic.ti.com www.ti.com/opticalnetwork Power Mgmt power.ti.com Security www.ti.com/security Telephony Microcontrollers microcontroller.ti.com www.ti.com/telephony Video & Imaging www.ti-rfid.com www.ti.com/video RF/IF and ZigBee® Solutions www.ti.com/lprf Wireless www.ti.com/wireless

> Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2009, Texas Instruments Incorporated