SLVS312A - JULY 2000 - REVISED DECEMBER 2002

- Overvoltage Protection and Lockout for 12 V, 5 V, 3.3 V
- Undervoltage Protection and Lockout for 5 V and 3.3 V
- Fault Protection Output With Open-Drain Output Stage
- Open-Drain Power Good Output Signal for Power Good Input, 3.3 V and 5 V
- Power Good Delay; 300-ms TPS3510, 150-ms TPS3511
- 75-ms Delay for 5-V and 3.3-V Power Supply Short-Circuit Turnon Protection
- 2.3-ms PSON Control to FPO Turnoff Delay
- 38-ms PSON Control Debounce
- 73-µs Width Noise Deglitches
- Wide Supply Voltage Range From 4 V to 15 V

#### 

## description


The TPS3510/1 is designed to minimize external components of personal-computer switching power supply systems. It provides protection circuits, power good indicator, fault protection output (FPO) and PSON control.

Overvoltage protection (OVP) monitors 3.3 V, 5 V, and 12 V (12-V signal detects via  $V_{DD}$  pin). Undervoltage protection (UVP) monitors 3.3 V and 5 V. When an OV or UV condition is detected, the power good output (PGO) is set to low and  $\overline{FPO}$  is latched high.  $\overline{PSON}$  from low to high resets the protection latch. UVP function is enabled 75 ms after  $\overline{PSON}$  is set low and debounced. Furthermore, there is a 2.3-ms delay (and an additional 38-ms debounce) at turnoff. There is no delay during turnon.

Power good feature monitors PGI, 3.3 V and 5 V and issues a power good signal when the output is ready.

The TPS3510/1 is characterized for operation from -40°C to 85°C.

## typical application





Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



SLVS312A – JULY 2000 – REVISED DECEMBER 2002

#### **FUNCTION TABLE**

PGI	PSON	UV CONDITION (3.3 V OR 5 V)	OV CONDITION (3.3 V, 5 V, OR 12 V)	FPO	PGO
<0.95 V	L	no	no	L	L
<0.95 V	L	no	yes	Н	L
<0.95 V	L	yes	no	L	L
0.95 V <pgi<1.15 td="" v<=""><td>L</td><td>no</td><td>no</td><td>L</td><td>L</td></pgi<1.15>	L	no	no	L	L
0.95 V <pgi<1.15 td="" v<=""><td>L</td><td>no</td><td>yes</td><td>Н</td><td>L</td></pgi<1.15>	L	no	yes	Н	L
0.95 V <pgi<1.15 td="" v<=""><td>L</td><td>yes</td><td>no</td><td>Н</td><td>L</td></pgi<1.15>	L	yes	no	Н	L
PGI > 1.15 V	L	no	no	L	Н
PGI > 1.15 V	L	no	yes	Н	L
PGI > 1.15 V	L	yes	no	Н	L
Х	Н	х	Х	Н	L

x = don't care


FPO = L means: fault IS NOT latched

FPO = H means: fault IS latched

PGO = L means: fault PGO = H means: NO fault




## functional block diagram





## timing diagram



## **Terminal Functions**

TERMIN	TERMINAL		TERMINAL		DECODINE				
NAME	NO.	1/0	DESCRIPTION						
FPO	3	0	Inverted fault protection output, open drain output stage						
GND	2		Ground						
PGI	1	ı	Power good input						
PGO	8	0	Power good output, open drain output stage						
PSON	4	1	ON/OFF control						
$V_{DD}$	7	1	Supply voltage/12 V overvoltage protection input pin						
VS33	5	1	3.3 V over/undervoltage protection						
VS5	6	I	5 V over/undervoltage protection						



## detailed description

### power good and power good delay

A PC power supply is commonly designed to provide a power-good signal, which is defined by the computer manufacturers. PGO is a power-good signal and should be asserted high by the PC power supply to indicate that the 5-V and 3.3-V outputs are above the under-voltage threshold limit. At this time the converter should be able to provide enough power to ensure continuous operation within the specification. Conversely, when either the 5-V or the 3.3-V output voltages fall below the under-voltage threshold, or when ac power has been removed for a time sufficiently long so that power supply operation is no longer ensured, PGO should be de-asserted to a low state.

Figure 1 represents the timing characteristics of the power good (PGO), dc enable ( $\overline{PSON}$ ), and the 5 V/3.3 V supply rails.




Figure 1. Timing of PSON and PGO

Although there is no requirement to meet specific timing parameters, the following signal timings are recommended:

 $2 \text{ ms} \le t2 \le 20 \text{ ms}$ , 100 ms < t3 < 2000 ms, t4 > 1 ms,  $t5 \le 10 \text{ ms}$ 

Furthermore motherboards should be designed to comply with the previously recommended timing. If timings other than these are implemented or required, this information should be clearly specified.

The TPS3510/1 family of power-supply supervisors provides a power-good output (PGO) for the 3.3-V and 5-V supply voltage rails and a separate power-good input (PGI). An internal timer is used to generate a power-good delay. If the voltage signals at PGI, VS33, and VS5 rise above the under-voltage threshold, the open-drain power-good output (PGO) goes high after a delay of 150 ms or 300 ms. When the PGI voltage or either the 3.3-V and 5-V power rails drops below the under-voltage threshold, PGO is disabled immediately (after 150- $\mu$ s debounce).

#### power supply remote on/off (PSON) and fault protect output (FPO)

Since the latest personal computer generation focuses on easy turnon and power saving functions, the PC power supply requires two characteristics. One is a dc power supply remote on/off function, the other is standby voltage to achieve very low power consumption of the PC system. Thus the main power needs to be shut down.

The power supply remote on/off  $(\overline{PSON})$  is an active low signal that turns on all of the main power rails including 3.3 V, 5 V, -5 V, 12 V, and -12 V power rails. When this signal is held high by the PC motherboard or left open circuited, the signal of the fault protect output  $(\overline{FPO})$  also goes high. Thus, the main power rails should not deliver current and should be held at 0 V.

SLVS312A - JULY 2000 - REVISED DECEMBER 2002

## power supply remote on/off (PSON) and fault protect output (FPO)(continued)

When the FPO signal is held high due to an occurring fault condition, the fault status is latched and the outputs of the main power rails should not deliver current but are held at 0 V. Toggling the power supply remote on/off (PSON) from low to high resets the fault-protection latch. During this fault condition only the standby power is not affected.

When  $\overline{\text{PSON}}$  goes from high to low or low to high, the 38-ms debounce block is active to avoid a glitch on the input that disables/enables the  $\overline{\text{FPO}}$  output. During this period the under-voltage function is disabled for 75 ms to prevent turnon failure. At turnoff, there is an additional delay of 2.3 ms from  $\overline{\text{PSON}}$  to  $\overline{\text{FPO}}$ .

Power should be delivered to the rails only if the PSON signal is held at ground potential, thus FPO is active-low. The FPO pin can be connected to 5 V (or up to 15 V) through a pullup resistor.

### undervoltage protection

The TPS3510/1 provides under-voltage protection (UVP) for the 3.3-V and 5-V rails. When an undervoltage condition appears at either one of the 3.3-V (VS33) or 5-V (VS5) input pins for more than 146  $\mu$ s, the FPO output goes high and PGO goes low. Also, this fault condition is latched until PSON is toggled from low to high or V<sub>DD</sub> is removed.

The need for undervoltage protection is often overlooked in off-line switching power supply system design. But it is very important in battery-powered or hand-held equipment since the TTL or CMOS logic often results in malfunction.

In flyback or forward-type off-line switching power supplies, usually designed for low power, the overload protection design is very simple. Most of these types of power supplies are only sensing the input current for an overload condition. The trigger point needs to be set much higher than the maximum load in order to prevent false turnon.

However, this causes one critical problem. If the connected load is larger than the maximum allowable load but smaller than the trigger point, the system always becomes overheated with failure and damage occurring.

#### overvoltage protection

The overvoltage protection (OVP) of TPS3510/1 monitors 3.3 V, 5 V, and 12 V (12 V is sensed via the  $V_{DD}$  pin). When an overvoltage condition appears at one of the 3.3-V, 5-V, or 12-V input pins for more than 73  $\mu$ s, the FPO output goes high and PGO goes low. Also, this fault condition is latched until PSON is toggled from low to high or  $V_{DD}$  is removed. During fault conditions, most power supplies have the potential to deliver higher output voltages than those normally specified or required. In unprotected equipment, it is possible for output voltages to be high enough to cause internal or external damage of the system. To protect the system under these abnormal conditions, it is common practice to provide overvoltage protection within the power supply.

Because TTL and CMOS circuits are very vulnerable to overvoltages, it is becoming industry standard to provide overvoltage protection on all 3.3-V and 5-V outputs. However, not only the 3.3-V and 5-V rails for the logic circuits on the motherboard need to be protected, but also the 12-V peripheral devices such as the hard disk, floppy disk, and CD-ROM players etc., need to be protected.

#### short-circuit power supply turnon

During safety testing the power supply might have tied the output voltage direct to ground. If this happens during the normal operating, this is called a short-circuit or over-current condition. When it happens before the power supply turns on, this is called a short-circuit power supply turnon. It can happen during the design period, in the production line, at quality control inspection or at the end user. The TPS3510/1 provides an undervoltage protection function with a 75-ms delay after  $\overline{\text{PSON}}$  is set low.



SLVS312A – JULY 2000 – REVISED DECEMBER 2002

## absolute maximum ratings over operating free-air temperature (unless otherwise noted)†

Supply voltage, V <sub>DD</sub> (see Note1)	16 V
Output voltage VO: FPO	
	8 V
All other pins (see Note 1)	0.3 V to 16 V
Continuous total power dissipation	See Dissipation Rating Table
Operating free-air temperature range, TA	–40°C to 85°C
Storage temperature range, T <sub>stq</sub>	–65°C to 150°C
Soldering temperature	260°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute—maximum—rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values are with respect to GND.

#### **DISSIPATION RATING TABLE**

PACKAGE	$T_{\mbox{A}} \le 25^{\circ}\mbox{C}$ POWER RATING	DERATING FACTOR ABOVE T <sub>A</sub> = 25°C	T <sub>A</sub> = 70°C POWER RATING	T <sub>A</sub> = 85°C POWER RATING
Р	1092 mW	8.74 mW/°C	699 mW	568 mW
D	730 mW	5.84 mW/°C	467 mW	379 mW

## recommended operating conditions at specified temperature range

		MIN NOM	MAX	UNIT	
Supply voltage, V <sub>DD</sub>		4	15	V	
	PSON, VS5, VS33				
Input voltage, V <sub>I</sub>	PGI	V <sub>DE</sub>	y + 0.3 V ax = 7 V)	V	
Dutant valence V-	FPO		15	.,	
Output voltage, VO	PGO		7	V	
0.1.1.1.1.1.1	FPO		20		
Output sink current, I <sub>O,sink</sub>	PGO		10	mA	
Supply voltage rising time, t <sub>r</sub>	See Note 2	1		ms	
Operating free-air temperature range, 7	-40	85	°C		

NOTE 2:  $V_{\mbox{DD}}$  rising and falling slew rate must be less than 14 V/ms.

SLVS312A – JULY 2000 – REVISED DECEMBER 2002

# electrical characteristics over recommended operating conditions (unless otherwise noted)

## overvoltage protection

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
		VS33		3.7	3.9	4.1	
	Overvoltage threshold	VS5		5.7	6.1	6.5	V
		$V_{DD}$		13.2	13.8	14.4	
ILKG	Leakage current (FPO)		V( <del>FPO</del> ) = 5 V			5	μΑ
VOL	Low-level output voltage (FPO)		$V_{DD} = 5 \text{ V},  I_{sink} = 20 \text{ mA}$			0.7	V
	Noise deglitch time OVP	_	V <sub>DD</sub> = 5 V	35	73	110	μs

## **PGI and PGO**

	PARAMETI	R		TEST CONDITIONS	MIN	TYP	MAX	UNIT	
, , , , , , , , , , , , , , , , , , ,	land the about the set (BOI)		PGI1		1.1	1.15	1.2	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	
V <sub>PGI</sub>	Input threshold voltage (PGI)		PGI2		0.9	0.95	1	V	
, , , , , , , , , , , , , , , , , , ,	Hadamakana (kurakala)		VS33		2	2.2	2.4		
VIT	Undervoltage threshold		VS5		3.3	3.5	3.7	V	
I <sub>LKG</sub>	Leakage current (PGO)			PGO = 5 V			5	μΑ	
VOL	Low-level output voltage (PGO)		_	$V_{DD} = 4 \text{ V},  I_{sink} = 10 \text{ mA}$			0.4	V	
	Short-circuit protection delay		3.3 V, 5 V		49	75	114	ms	
		TP3510	DOLLA DOO		200	300	450	ms	
t <sub>d1</sub>	Delay time	TP3511	PGI to PGO	V <sub>DD</sub> = 5 V	100	150	225		
			PGI to FPO	]	3.2	4.8	7.2		
			PGI to PGO		88	150	225	μs	
	Noise deglitch time		PGI to FPO	V <sub>DD</sub> = 5 V	180	296	445		
			UVP to FPO	]	82	146	220		

## **PSON** control


	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
lį	Input pullup current	PSON = 0 V		120		μΑ
VIН	High-level input voltage		2.4			V
$V_{IL}$	Low-level input voltage				1.2	V
t <sub>b</sub>	Debounce time (PSON)	V <sub>DD</sub> = 5 V	24	38	57	ms
t <sub>d2</sub>	Delay time (PSON to FPO)	V <sub>DD</sub> = 5 V	t <sub>b</sub> +1.1	t <sub>b</sub> +2.3	t <sub>b</sub> +4	ms


## total device


	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$I_{DD}$	Supply current	PSON = 5 V			1	mA




#### **TYPICAL CHARACTERISTICS**











## **TYPICAL CHARACTERISTICS**



LOW-LEVEL OUTPUT VOLTAGE (PGO) vs LOW-LEVEL OUTPUT CURRENT (PGO)



#### NORMALIZED SENSE THRESHOLD VOLTAGE




Figure 8





24-Aug-2014

#### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing		Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TPS3510D	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	PS3510	Samples
TPS3510DG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	PS3510	Samples
TPS3510DR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	PS3510	Samples
TPS3510DRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	PS3510	Samples
TPS3510P	ACTIVE	PDIP	Р	8	50	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	-40 to 85	TPS3510P	Samples
TPS3510PE4	ACTIVE	PDIP	Р	8	50	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	-40 to 85	TPS3510P	Samples
TPS3511D	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	PS3511	Samples
TPS3511DR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	PS3511	Samples
TPS3511DRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	PS3511	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.



## **PACKAGE OPTION ADDENDUM**

24-Aug-2014

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.


**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.




## TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



### \*All dimensions are nominal

Device		Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS3510DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TPS3511DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1





#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS3510DR	SOIC	D	8	2500	340.5	338.1	20.6
TPS3511DR	SOIC	D	8	2500	340.5	338.1	20.6

## P (R-PDIP-T8)

## PLASTIC DUAL-IN-LINE PACKAGE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MS-001 variation BA.



## D (R-PDSO-G8)

## PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AA.



# D (R-PDSO-G8)

## PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



#### IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive Communications and Telecom Amplifiers amplifier.ti.com www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps

DSP **Energy and Lighting** dsp.ti.com www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical logic.ti.com Logic Security www.ti.com/security

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers <u>microcontroller.ti.com</u> Video and Imaging <u>www.ti.com/video</u>

RFID <u>www.ti-rfid.com</u>

OMAP Applications Processors <a href="https://www.ti.com/omap">www.ti.com/omap</a> TI E2E Community <a href="https://example.com/omap">e2e.ti.com/omap</a>

Wireless Connectivity <u>www.ti.com/wirelessconnectivity</u>