


## **AUTOSWITCHING POWER MUX**

#### **FEATURES**

- Two-Input, One-Output Power Multiplexer With Low r<sub>DS(on)</sub> Switches:
  - 84 m $\Omega$  Typ (TPS2113A)
  - 120 m $\Omega$  Typ (TPS2112A)
- Reverse and Cross-Conduction Blocking
- Wide Operating Voltage Range . . . .2.8 V to 5.5 V
- Low Standby Current . . . . 0.5-μA Typ
- Low Operating Current . . . . 55-μA Typ
- Adjustable Current Limit
- Controlled Output Voltage Transition Times, Limits Inrush Current and Minimizes Output Voltage Hold-Up Capacitance
- CMOS- and TTL-Compatible Control Inputs
- Auto-Switching Operating Mode
- Thermal Shutdown
- Available in TSSOP-8 and 3mm x 3mm SON-8 Packages

#### **APPLICATIONS**


- PCs
- PDAs
- Digital Cameras
- Modems
- Cell Phones
- Digital Radios
- MP3 Players



### **DESCRIPTION**

The TPS211xA family of power multiplexers enables seamless transition between two power supplies, such as a battery and a wall adapter, each operating at 2.8–5.5 V and delivering up to 1 A. The TPS211xA family includes extensive protection circuitry, including user-programmable current limiting, thermal protection, inrush current control, seamless supply transition, cross-conduction blocking, and reverse-conduction blocking. These features greatly simplify designing power multiplexer applications.

#### TYPICAL APPLICATION



A

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

All trademarks are the property of their respective owners.





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

#### **AVAILABLE OPTIONS**

FEATURE		TPS2110A	TPS2111A	TPS2112A	TPS2113A	TPS2114A	TPS2115A
Current Limit Adjustment Range		0.31-0.75A	0.63-1.25A	0.31-0.75A	0.63-1.25A	0.31-0.75A	0.63-1.25A
Cuitabia a Madaa	Manual	Yes	Yes	No	No	Yes	Yes
Switching Modes	Automatic	Yes	Yes	Yes	Yes	Yes	Yes
Switch Status Output		No	No	Yes	Yes	Yes	Yes
Package		TSSOP-8	TSSOP-8	TSSOP-8	TSSOP-8	TSSOP-8	TSSOP-8

#### ORDERING INFORMATION

TA	PACKAGE	ORDERING NUMBER(1)	MARKINGS
40°C to 95°C TSSOD 9 (DM)	TPS2112APW	2112A	
-40°C to 85°C	TSSOP-8 (PW)	TPS2113APW	2113A

<sup>(1)</sup> The PW package is available taped and reeled. Add an **R** suffix to the device type (e.g., TPS2112APWR) to indicate tape and reel.

#### **PACKAGE DISSIPATION RATINGS**

PACKAGE	DERATING FACTOR ABOVE T <sub>A</sub> = 25°C	T <sub>A</sub> ≤ 25°C POWER RATING	T <sub>A</sub> = 70°C POWER RATING	T <sub>A</sub> = 85°C POWER RATING
TSSOP-8 (PW)	3.9 mW/°C	387 mW	213 mW	155 mW
SON-8 (DRB)	25.0 mW/°C	2.50 W	1.38 W	1.0 W

#### **ABSOLUTE MAXIMUM RATINGS**

over operating free-air temperature range unless otherwise noted(1)

		TPS2112A, TPS2113A
Input voltage range at pins IN1, IN2,	EN, VSNS, ILIM(2)	−0.3 V to 6 V
Output voltage range, VO(OUT), VC	o(STAT) <sup>(2)</sup>	-0.3 V to 6 V
Output sink current, IO(STAT)		5 mA
Continuous sutnut surrent la	TPS2112A	0.9 A
Continuous output current, IO	TPS2113A	1.5 A
Continuous total power dissipation		See Dissipation Rating Table
Operating virtual junction temperatur	e range, TJ	−40°C to 125°C
Storage temperature range, T <sub>Stg</sub>		−65°C to 150°C
Lead temperature soldering 1,6 mm	(1/16 inch) from case for 10 seconds	260°C

<sup>(1)</sup> Stresses beyond those listed under *absolute maximum ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *recommended operating conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### RECOMMENDED OPERATING CONDITIONS

		MII	N MAX	UNIT
land with no of INIA V	V <sub>I(IN2)</sub> ≥ 2.8 V	1.	5 5.5	.,
Input voltage at IN1, V <sub>I(IN1)</sub>	V <sub>I(IN2)</sub> < 2.8 V	2.	8 5.5	V
	V <sub>I(IN1)</sub> ≥ 2.8 V	1.	5 5.5	.,
Input voltage at IN2, V <sub>I(IN2)</sub>	V <sub>I</sub> (IN1) < 2.8 V	2.	8 5.5	V
Input voltage, VI(EN), VI(VSNS)			5.5	V
	TPS2112A	0.3	1 0.75	
Current limit adjustment range, IO(OUT)	TPS2113A	0.6	3 1.25	A
Operating virtual junction temperature, TJ		-4	0 125	°C

<sup>(2)</sup> All voltages are with respect to GND.



# **ELECTROSTATIC DISCHARGE (ESD) PROTECTION**

	MIN	MAX	UNIT
Human body model		2	kV
CDM		500	V

### **ELECTRICAL CHARACTERISTICS**

over recommended operating junction temperature range,  $V_{I(IN1)} = V_{I(IN2)} = 5.5 \text{ V}$ ,  $R_{ILIM} = 400 \Omega$  (unless otherwise noted)

PARAMETER TEST CONDITIONS		TEOT	CONDITIONS	TPS2112A			TPS2113A			
		CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNIT	
POWER SW	ITCH									
		$T_{J}=25^{\circ}\text{C},$ on-state $I_{L}=500 \text{ mA}$	$V_{I(IN1)} = V_{I(IN2)} = 5.0 \text{ V}$		120	140		84	110	
			$V_{I(IN1)} = V_{I(IN2)} = 3.3 \text{ V}$		120	140		84	110	$m\Omega$
r <sub>DS(on)</sub> (1)	Drain-source on-state resistance		$V_{I(IN1)} = V_{I(IN2)} = 2.8 \text{ V}$		120	140		84	110	
	(INx-OUT)	T 40500	$V_{I(IN1)} = V_{I(IN2)} = 5.0 \text{ V}$			220			150	
	(	$I_L = 500 \text{ mA}$ $V_{I(IN1)} = 123 \text{ C}$	$V_{I(IN1)} = V_{I(IN2)} = 3.3 \text{ V}$			220			150	$\text{m}\Omega$
			$V_{I(IN1)} = V_{I(IN2)} = 2.8 \text{ V}$			220			150	

<sup>(1)</sup> The TPS211xA can switch a voltage as low as 1.5 V as long as there is a minimum of 2.8 V at one of the input power pins. In this specific case, the lower supply voltage has no effect on the IN1 and IN2 switch on-resistances.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
LOGIC INPUTS (EN)					
V <sub>IH</sub> High-level input voltage		2			V
V <sub>IL</sub> Low-level input voltage				0.7	V
	EN = High, sink current			1	
Input current	EN = Low, source current	0.5	1.4	5	μΑ
SUPPLY AND LEAKAGE CURRENT	TS .				
	$V_{I(VSNS)} = 1.5 \text{ V}, \overline{EN} = \text{Low (IN1 active)}, V_{I(IN1)} = 5.5 \text{ V}, V_{I(IN2)} = 3.3 \text{ V}, I_{O(OUT)} = 0 \text{ A}$		55	90	
Cumbic surrent from INIA (on creting)	$V_{I(VSNS)} = 1.5 \text{ V}, \overline{EN} = \text{Low (IN1 active)}, V_{I(IN1)} = 3.3 \text{ V}, V_{I(IN2)} = 5.5 \text{ V}, I_{O(OUT)} = 0 \text{ A}$		1	12	^
Supply current from IN1 (operating)	$V_{I(VSNS)} = 0 \text{ V}, \overline{EN} = \text{Low (IN2 active)}, V_{I(IN1)} = 5.5 \text{ V}, V_{I(IN2)} = 3.3 \text{ V}, I_{O(OUT)} = 0 \text{ A}$			75	μΑ
	$V_{I(VSNS)} = 0 \text{ V}, \overline{EN} = \text{Low (IN2 active)}, V_{I(IN1)} = 3.3 \text{ V}, V_{I(IN2)} = 5.5 \text{ V}, I_{O(OUT)} = 0 \text{ A}$			1	
	$V_{I(VSNS)} = 1.5 \text{ V}, \overline{EN} = \text{Low (IN1 active)}, V_{I(IN1)} = 5.5 \text{ V}, V_{I(IN2)} = 3.3 \text{ V}, I_{O(OUT)} = 0 \text{ A}$			1	
Supply current from IN2 (operating)	$V_{I(VSNS)} = 1.5 \text{ V}, \overline{EN} = \text{Low (IN1 active)}, V_{I(IN1)} = 3.3 \text{ V}, V_{I(IN2)} = 5.5 \text{ V}, I_{O(OUT)} = 0 \text{ A}$			75	^
Supply current from the (operating)	$V_{I(VSNS)} = 0 \text{ V, EN} = \text{Low (IN2 active)}, V_{I(IN1)} = 5.5 \text{ V, } V_{I(IN2)} = 3.3 \text{ V, } I_{O(OUT)} = 0 \text{ A}$		1	12	μΑ
	$V_{I(VSNS)} = 0 \text{ V}, \overline{EN} = \text{Low (IN2 active)}, V_{I(IN1)} = 3.3 \text{ V}, V_{I(IN2)} = 5.5 \text{ V}, I_{O(OUT)} = 0 \text{ A}$			90	
Quiescent current from IN1	$\overline{\text{EN}}$ = High (inactive), $V_{\text{I(IN1)}}$ = 5.5 V, $V_{\text{I(IN2)}}$ = 3.3 V, $I_{\text{O(OUT)}}$ = 0 A		0.5	2	μΑ
(STANDBY)	$\overline{\text{EN}}$ = High (inactive), $V_{\text{I(IN1)}}$ = 3.3 V, $V_{\text{I(IN2)}}$ = 5.5 V, $I_{\text{O(OUT)}}$ = 0 A			1	μΑ
Quiescent current from IN2	$\overline{\text{EN}}$ = High (inactive), $V_{\text{I(IN1)}}$ = 5.5 V, $V_{\text{I(IN2)}}$ = 3.3 V, $I_{\text{O(OUT)}}$ = 0 A			1	μΑ
(STANDBY)	$\overline{\text{EN}}$ = High (inactive), $V_{\text{I(IN1)}}$ = 3.3 V, $V_{\text{I(IN2)}}$ = 5.5 V, $I_{\text{O(OUT)}}$ = 0 A		0.5	2	μΑ
Forward leakage current from IN1 (measured from OUT to GND)	$\overline{\text{EN}}$ = High (inactive), $V_{\text{I(IN1)}}$ = 5.5 V, IN2 open, $V_{\text{O(OUT)}}$ = 0 V (shorted), $T_{\text{J}}$ = 25°C		0.1	5	μΑ
Forward leakage current from IN2 (measured from OUT to GND)	$\overline{\text{EN}}$ = High (inactive), $V_{\text{I(IN2)}}$ = 5.5 V, IN1 open, $V_{\text{O(OUT)}}$ = 0 V (shorted), $T_{\text{J}}$ = 25°C		0.1	5	μΑ
Reverse leakage current to INx (measured from INx to GND)	$\overline{\text{EN}} = \text{High (inactive)}, \ \ V_{\text{I(INx)}} = 0 \ \text{V}, \ \ V_{\text{O(OUT)}} = 5.5 \ \text{V}, \ \ T_{\text{J}} = 25^{\circ}\text{C}$		0.3	5	μΑ
STAT OUTPUT					
Leakage current	V <sub>O(STAT)</sub> = 5.5 V		0.01	1	μΑ
Saturation voltage	I <sub>I(STAT)</sub> = 2 mA, IN1 switch is on		0.13	0.4	V
Deglitch time (falling edge only)			150		μs



ELECTRICAL CHARACTERISTICS (Continued) over recommended operating junction temperature range,  $V_{I(IN1)} = V_{I(IN2)} = 5.5 \text{ V}$ ,  $R_{ILIM} = 400 \Omega$  (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
CUR	RENT LIMIT CIRCUIT						
		TPS2112A	R <sub>ILIM</sub> = 400 Ω	0.51	0.63	0.80	
	Current limit accuracy	IPSZIIZA	R <sub>ILIM</sub> = 700 Ω	0.30	0.36	0.50	Α
	Current limit accuracy	TPS2113A	R <sub>ILIM</sub> = 400 Ω	0.95	1.25	1.56	A
		1F32113A	R <sub>ILIM</sub> = 700 Ω	0.47	0.71	0.99	
t <sub>d</sub>	Current limit settling time(1)	·	Time for short-circuit output current to settle within 10% of its steady state value.		1		ms
	Input current at ILIM		V <sub>I(ILIM)</sub> = 0 V, I <sub>O(OUT)</sub> = 0 A	-15		0	μΑ

<sup>(1)</sup> Not tested in production.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
VSNS COMPARATOR					
VONO three-baddeedte-re-	V <sub>I</sub> (VSNS) ↑	0.78	0.8	0.82	.,
VSNS threshold voltage	V <sub>I</sub> (VSNS) ↓	0.735	0.755	0.775	V
VSNS comparator hysteresis(1)		30		60	mV
Deglitch of VSNS comparator (both $\uparrow\downarrow$ )(1)		90	150	220	μs
Input current	$0 \text{ V} \le V_{I(VSNS)} \le 5.5 \text{ V}$	-1		1	μΑ
UVLO					
INTO A STATE OF THE STATE OF TH	Falling edge	1.15	1.25		.,
IN1 and IN2 UVLO	Rising edge		1.30	1.35	V
IN1 and IN2 UVLO hysteresis(1)		30	57	65	mV
Leterard M. LIM O (the bigher of INA and INO)	Falling edge	2.4	2.53		.,
Internal V <sub>DD</sub> UVLO (the higher of IN1 and IN2)	Rising edge		2.58	2.8	V
Internal V <sub>DD</sub> UVLO hysteresis(1)		30	50	75	mV
UVLO deglitch for IN1, IN2 <sup>(1)</sup>	Falling edge		110		μs

<sup>(1)</sup> Not tested in production.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT			
REVERSE CO	REVERSE CONDUCTION BLOCKING								
ΔVO(I_block)	Minimum output-to-input voltage difference to block switching	$\overline{\text{EN}}$ = high, V <sub>I(IN1)</sub> = 3.3 V and V <sub>I(IN2)</sub> = V <sub>I</sub> (VSNS) = 0 V. Connect OUT to a 5 V supply through a series 1-k $\Omega$ resistor. Let $\overline{\text{EN}}$ = low. Slowly decrease the supply voltage until OUT connects to IN1.	80	100	120	mV			

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
THERMAL SHUTDOWN					
Thermal shutdown threshold <sup>(1)</sup>	TPS211xA is in current limit.	135			
Recovery from thermal shutdown(1)	TPS211xA is in current limit.	125			°C
Hysteresis(1)			10		
IN2-IN1 COMPARATORS					
Hysteresis of IN2–IN1 comparator		0.1		0.2	V
Deglitch of IN2–IN1 comparator (both ↑↓)(1)		10	20	50	μs

<sup>(1)</sup> Not tested in production.



# **SWITCHING CHARACTERISTICS**

over recommended operating junction temperature range,  $V_{I(IN1)} = V_{I(IN2)} = 5.5 \text{ V}$ ,  $R_{ILIM} = 400 \Omega$  (unless otherwise noted)

242445752				TI	PS2112	Α	TPS2113A			
	PARAMETER	TEST CO	EST CONDITIONS MIN TYP			MAX	MIN	TYP	MAX	UNIT
POWE	R SWITCH									
t <sub>r</sub>	Output rise time from an enable <sup>(1)</sup>	V <sub>I</sub> (IN1) = V <sub>I</sub> (IN2) = 5 V, V <sub>I</sub> (VSNS) = 1.5 V	$T_J = 25^{\circ}C$ , $C_L = 1 \mu F$ , $I_L = 500 \text{ mA}$ , See Figure 1(a)	0.5	1.0	1.5	1	1.8	3	ms
tf	Output fall time from a disable <sup>(1)</sup>	V <sub>I</sub> (IN1) = V <sub>I</sub> (IN2) = 5 V, V <sub>I</sub> (VSNS) = 1.5 V	$T_J = 25^{\circ}C, C_L = 1 \mu F,$ $I_L = 500 \text{ mA},$ See Figure 1(a)	0.35	0.5	0.7	0.5	1	2	ms
tţ	Transition time(1)	IN1 to IN2 transition, VI(IN1) = 3.3  V, $VI(\underline{IN2}) = 5 \text{ V},$ $VI(\underline{EN}) = 0 \text{ V}$	$T_J$ = 125°C, $C_L$ = 10 μF, $I_L$ = 500 mA [Measure transition time as 10–90% rise time or from 3.4 V to 4.8 V on VO(OUT)], See Figure 1(b)		40	60		40	60	μs
<sup>t</sup> PLH1	Turn-on propagation delay from enable(1)	VI(IN1) = VI(IN2) = 5 V Measured from enable to 10% of VO(OUT), VI(VSNS) = 1.5 V			0.5			1		ms
<sup>t</sup> PHL1	Turn-off propagation delay from a disable <sup>(1)</sup>	y from a $\frac{\text{Measured from disable}}{\text{to } 00\%}$ of $\frac{1}{\text{L}} = 500 \text{ mA}$ ,			3			5		ms
<sup>t</sup> PLH2	Switch-over rising propagation delay(1)	Logic 1 to Logic 0 transition on VSNS , VI(IN1) = 1.5 V, VI( <u>IN2</u> ) = 5 V, VI( <u>EN</u> ) = 0 V, Measured from VSNS to 10% of VO(OUT)	$T_J = 25^{\circ}\text{C}, \ C_L = 10 \ \mu\text{F},$ $I_L = 500 \ \text{mA},$ See Figure 1(c)		40	100		40	100	μs
<sup>†</sup> PHL2	Switch-over falling propagation delay(1)	Logic 0 to Logic 1 transition on VSNS VI(IN1) = 1.5V, VI( <u>IN2</u> ) = 5V, VI( <u>EN</u> ) = 0 V, Measured from VSNS to 90% of VO(OUT)	$T_J = 25^{\circ}C$ , $C_L = 10 \mu F$ , $I_L = 500 \text{ mA}$ , See Figure 1(c)	2	3	10	2	5	10	ms

<sup>(1)</sup> Not tested in production.



#### TRUTH TABLE

EN	V <sub>I(VSNS)</sub> > 0.8V	V <sub>I(IN2)</sub> > V <sub>I(IN1)</sub>	STAT	OUT(1)
	Yes	X	0	IN1
0	No	No	0	IN1
	No	Yes	Hi-Z	IN2
1	Х	Х	0	Hi-Z

### X = Don't care.


### **Terminal Functions**

TERMINAL			DECORIDATION					
NAME	NO.	1/0	DESCRIPTION					
ĒN	2	_	$\overline{\text{EN}}$ is a TTL- and CMOS-compatible input with a 1- $\mu$ A pull-up. The truth table shown above illustrates the functionality of $\overline{\text{EN}}$ .					
GND	5	I	Ground					
IN1	8	_	Primary power switch input. The IN1 switch can be enabled only if the IN1 supply is above the UVLO threshold and at least one supply exceeds the internal $V_{\mbox{DD}}$ UVLO.					
IN2	6	I	Secondary power switch input. The IN2 switch can be enabled only if the IN2 supply is above the UVLO threshold and at least one supply exceeds the internal $V_{\mbox{DD}}$ UVLO.					
ILIM	4	I	A resistor $R_{ILIM}$ from ILIM to GND sets the current limit $I_L$ to $250/R_{ILIM}$ and $500/R_{ILIM}$ for the TPS2112A and TPS2113A, respectively.					
OUT	7	0	Power switch output					
STAT	1	0	STAT is an open-drain output that is Hi-Z if the IN2 switch is ON. STAT pulls low if the IN1 switch is ON or if OUT is Hi-Z (i.e., EN is equal to logic 0)					
VSNS	3	I	An internal power FET connects OUT to IN1 if the VSNS voltage is greater than 0.8 V. Otherwise, the FET connects OUT to the higher of IN1 and IN2. The truth table shown above illustrates the functionality of VSNS.					

<sup>(1)</sup>The under-voltage lockout circuit causes the output OUT to go Hi-Z if the selected power supply does not exceed the IN1/IN2 UVLO, or if neither of the supplies exceeds the internal VDD UVLO.



### **FUNCTIONAL BLOCK DIAGRAM**





### PARAMETER MEASUREMENT INFORMATION




Figure 1. Propagation Delays and Transition Timing Waveforms






Figure 2






Figure 3



#### **OUTPUT SWITCHOVER VOLTAGE DROOP**



t - Time - 40 μs/div




#### **Output Switchover Voltage Droop Test Circuit**

#### Figure 4

NOTE: To initialize the TPS2113A for this test, set input VSNS equal to 0 V, turn on the 5 V supply, and then turn on switch SW1.



### **OUTPUT SWITCHOVER VOLTAGE DROOP**



# **Output Switchover Voltage Droop Test Circuit**

#### Figure 5

NOTE: To initialize the TPS2113A for this test, set input VSNS equal to 0 V, turn on the supply  $V_i$ , and then turn on switch SW1.





#### **AUTO SWITCHOVER VOLTAGE DROOP** V<sub>I(IN1)</sub> 2V/Div \\\ \frac{\}{\\_{-}} 1kΩ TPS2113A **0.1** μ**F** IN1 2 ΕN OUT ⊸ Vоит f = 220 Hz 3 **⊙ 3.3V** 10 μF : 20% Duty Cycle VSNS IN2 **50** Ω 4 ILIM GND $0.1 \mu F$ **400**Ω ≷ V<sub>O</sub>(OUT) 75% less output voltage 2V/Div droop compared to TPS2113 **Auto Switchover Voltage Droop Test Circuit** t - Time - 250 μs/div

Figure 6



# INRUSH CURRENT vs LOAD CAPACITANCE








**Output Capacitor Inrush Current Test Circuit** 


Figure 7





















#### APPLICATION INFORMATION.

Some applications have two energy sources, one of which should be used in preference to another. Figure 14 shows a circuit that will connect IN1 to OUT until the voltage at IN1 falls below a user-specified value. Once the voltage on IN1 falls below this value, the TPS2112A/3A will select the higher of the two supplies. This usually means that the TPS2112A/3A will swap to IN2.




Figure 14. Auto-Selecting for a Dual Power Supply Application

In Figure 15, the multiplexer selects between two power supplies based upon the  $\overline{\text{EN}}$  logic signal. OUT connects to IN1 if  $\overline{\text{EN}}$  is logic 1; otherwise, OUT connects to IN2. The logic thresholds for the  $\overline{\text{EN}}$  terminal are compatible with both TTL and CMOS logic.




Figure 15. Manually Switching Power Sources



#### **DETAILED DESCRIPTION**

#### **AUTO-SWITCHING MODE**

The TPS2112A/3A only supports the auto-switching mode. In this mode, OUT connects to IN1 if  $V_{I(VSNS)}$  is greater than 0.8 V, otherwise OUT connects to the higher of IN1 and IN2.

The VSNS terminal includes hysteresis equal to 3.75–7.5% of the threshold selected for transition from the primary supply to the higher of the two supplies. This hysteresis helps avoid repeated switching from one supply to the other due to resistive drops.

#### **N-CHANNEL MOSFETs**

Two internal high-side power MOSFETs implement a single-pole double-throw (SPDT) switch. Digital logic selects the IN1 switch, IN2 switch, or no switch (Hi-Z state). The MOSFETs have no parallel diodes so output-to-input current cannot flow when the FET is off. An integrated comparator prevents turn-on of a FET switch if the output voltage is greater than the input voltage.

#### **CROSS-CONDUCTION BLOCKING**

The switching circuitry ensures that both power switches will never conduct at the same time. A comparator monitors the gate-to-source voltage of each power FET and allows a FET to turn on only if the gate-to-source voltage of the other FET is below the turn-on threshold voltage.

#### REVERSE-CONDUCTION BLOCKING

When the TPS211xA switches from a higher-voltage supply to a lower-voltage supply, current can potentially flow back from the load capacitor into the lower-voltage supply. To minimize such reverse conduction, the TPS211xA will not connect a supply to the output until the output voltage has fallen to within 100 mV of the supply voltage. Once a supply has been connected to the output, it will remain connected regardless of output voltage.

#### **CHARGE PUMP**

The higher of supplies IN1 and IN2 powers the internal charge pump. The charge pump provides power to the current limit amplifier and allows the output FET gate voltage to be higher than the IN1 and IN2 supply voltages. A gate voltage that is higher than the source voltage is necessary to turn on the N-channel FET.

#### **CURRENT LIMITING**

A resistor  $R_{ILIM}$  from ILIM to GND sets the current limit to  $250/R_{ILIM}$  and  $500/R_{ILIM}$  for the TPS2112A and TPS2113A, respectively. Setting resistor  $R_{ILIM}$  equal to zero is not recommended as that disables current limiting.

#### **OUTPUT VOLTAGE SLEW-RATE CONTROL**

The TPS2112A/3A slews the output voltage at a slow rate when OUT switches to IN1 or IN2 from the Hi-Z state (see *Truth Table*). A slow slew rate limits the inrush current into the load capacitor. High inrush currents can glitch the voltage bus and cause a system to hang up or reset. It can also cause reliability issues—like pit the connector power contacts, when hot-plugging a load such as a PCI card. The TPS2112A/3A slews the output voltage at a much faster rate when OUT switches between IN1 and IN2. The fast rate minimizes the output voltage droop and reduces the output voltage hold-up capacitance requirement.







#### **PACKAGING INFORMATION**

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
TPS2112APW	ACTIVE	TSSOP	PW	8	150	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPS2112APWG4	ACTIVE	TSSOP	PW	8	150	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPS2112APWR	ACTIVE	TSSOP	PW	8	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPS2112APWRG4	ACTIVE	TSSOP	PW	8	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPS2113ADRBR	PREVIEW	SON	DRB	8	3000	TBD	Call TI	Call TI
TPS2113ADRBT	PREVIEW	SON	DRB	8	250	TBD	Call TI	Call TI
TPS2113APW	ACTIVE	TSSOP	PW	8	150	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPS2113APWG4	ACTIVE	TSSOP	PW	8	150	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPS2113APWR	ACTIVE	TSSOP	PW	8	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPS2113APWRG4	ACTIVE	TSSOP	PW	8	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)


(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# DRB (S-PDSO-N8)

# PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.
- C. Small Outline No-Lead (SON) package configuration.
- The package thermal pad must be soldered to the board for thermal and mechanical performance.

  See the Product Data Sheet for details regarding the exposed thermal pad dimensions.
- Metalized features are supplier options and may not be on the package.



### PW (R-PDSO-G\*\*)

#### 14 PINS SHOWN

### PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications			
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio		
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive		
DSP	dsp.ti.com	Broadband	www.ti.com/broadband		
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol		
Logic	logic.ti.com	Military	www.ti.com/military		
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork		
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security		
Low Power Wireless	www.ti.com/lpw	Telephony	www.ti.com/telephony		
		Video & Imaging	www.ti.com/video		
		Wireless	www.ti.com/wireless		

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2006, Texas Instruments Incorporated