

# **Dual Channel, Current-Limited, Power-Distribution Switches**

Check for Samples: TPS2062C, TPS2066C, TPS2060C, TPS2064C, TPS2002C, TPS2003C

#### **FEATURES**

- Dual Power Switch Family
- Rated Currents of 1 A, 1.5 A, 2 A
- Accurate ±20% Current-limit Tolerance
- Fast Overcurrent Response 2 μs (Typical)
- 70-mΩ (Typical) High-Side N-Channel MOSFET
- Operating Range: 4.5 V to 5.5 V
- Deglitched Fault Reporting (FLTx)
- Output Discharge When Disabled
- Reverse Current Blocking

- Built-in Softstart
- Pin for Pin with Existing TI Switch Portfolio
- Ambient Temperature Range: –40°C to 85°C

#### **APPLICATIONS**

- USB Ports/Hubs, Laptops, Desktops
- High-Definition Digital TVs
- Set Top Boxes
- Short-Circuit Protection

### **DESCRIPTION**

The TPS20xxC dual power-distribution switch family is intended for applications such as USB where heavy capacitive loads and short-circuits may be encountered. This family offers multiple devices with fixed current-limit thresholds for applications between 1 A and 2 A.

The TPS20xxC dual family limits the output current to a safe level by operating in a constant-current mode when the output load exceeds the current-limit threshold. This provides a predictable fault current under all conditions. The fast overcurrent response time eases the burden on the main 5 V supply to provide regulated power when the output is shorted. The power-switch rise and fall times are controlled to minimize current surges during turnon and turn-off.




Figure 1. TYPICAL APPLICATION

Table 1. Devices (1)

DATED CURRENT	DEVICES	STATUS				
RATED CURRENT	DEVICES	MSOP-8 (PowerPad™)	SON -10	SOIC-8		
1 A	TPS2062C and 66C	Active and Active	-	Active and Active		
1.5 A	TPS2060C and 64C	Active and Active	-	-		
2 A	TPS2002C and 03C	-	Preview / Preview	-		

(1) For more details, see the DEVICE INFORMATION table

M

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.





This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

### **DEVICE INFORMATION**(1)(2)

MAXIMUM			OUTPUT BASE PART DISCHARGE NUMBER		CKAGE DEVICE	S <sup>(3)</sup>	
OPERATING CURRENT	ENABLE	OUTPUT DISCHARGE			MSOP-8 (DGN) PowerPAD™	SON-10 (DRC)	MARKING
1	Low	Y	TPS2062C	√	√	-	VRBQ
1	High	Y	TPS2066C	√	√	-	VRDQ
1.5	Low	Υ	TPS2060C	_	√	-	VRAQ
1.5	High	Υ	TPS2064C	-	√	-	VRCQ
2	Low	Y	TPS2002C	-	_	<b>V</b>	VREQ
2	High	Υ	TPS2003C	_	_	√	VRFQ

- (1) For the most current packaging and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.
- (2) Package code for MSOP-8 is "DGN" and for SON is "DRC".
- (3) "-" indicates the device is not available in this package.

### **ABSOLUTE MAXIMUM RATINGS**(1)(2)

		VA	LUE	LINUT
		MIN	MAX	UNIT
Voltage r	range on IN, OUTx, ENx or ENx, FLTx (3)	-0.3	6	V
Voltage r	range from IN to OUT	n IN to OUT —6 6		V
Maximun	m junction temperature, T <sub>J</sub>	Internal	Internally Limited	
	Human Body Model		2	kV
ESD	Charged Device Model		500	V
	IEC 61000-4-2, Contact / Air <sup>(4)</sup>		8 / 15	kV

- (1) Absolute maximum ratings apply over recommended junction temperature range.
- (2) All voltages are with respect to GND unless otherwise noted.
- (3) See INPUT AND OUTPUT CAPACITANCE section.
- (4) V<sub>OUT</sub> was surged on a PCB with input and output bypassing per Figure 1 (except input capacitor was 22 μF) with no device failure.

#### THERMAL INFORMATION

	THERMAL METRIC <sup>(1)(2)</sup>	D	DGN	DRC	LINUTO
	THERMAL METRIC	8 PINS	8 PINS	10 PINS	UNITS
$\theta_{JA}$	Junction-to-ambient thermal resistance	129.9	57.2	45.4	
$\theta_{JCtop}$	Junction-to-case (top) thermal resistance	83.5	110.5	58	
$\theta_{JB}$	Junction-to-board thermal resistance	70.4	60.7	21.1	°C/\/
$\Psi_{JT}$	Junction-to-top characterization parameter	36.6	7.8	1.9	°C/W
$\psi_{JB}$	Junction-to-board characterization parameter	66.9	24	21.3	
$\theta_{JCbot}$	Junction-to-case (bottom) thermal resistance	n/a	14.3	9.1	

- (1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.
- (2) For thermal estimates of this device based on PCB copper area, see the TI PCB Thermal Calculator.



#### RECOMMENDED OPERATING CONDITIONS

			MIN	NOM MAX	UNIT
$V_{IN}$	Input voltage, IN		4.5	5.5	V
V <sub>Enable</sub>	Input voltage, ENx or ENx		0	5.5	V
		TPS2062C and 66C		1	
I <sub>OUTx</sub>	Continuous ouput current, OUTx	TPS2060C and 64C		1.5	Α
		TPS2002C and 03C		2	
TJ	Operating junction temperature		-40	125	°C
I <sub>FLTx</sub>	Sink current into FLTx		0	5	mA

# **ELECTRICAL CHARACTERISTICS**(1)(2)

 $T_1 = T_{\Delta} = 25^{\circ}\text{C}$ .  $V_{IN} = 5 \text{ V}$ ,  $V_{FNx} = V_{IN}$  or  $V_{\overline{FNx}} = 0\text{V}$  (unless otherwise noted)

	PARAMETER	TEST CONDITIONS		MIN	TYP	MAX	UNIT
POWE	R SWITCH		'			1	
		TPS2062C and 66C (1 A)	DGN		70	84	
		TPS2062C and 66C (1 A), -40°C ≤ (T <sub>J</sub> , T <sub>A</sub> ) ≤ 85°C	DGN		70	95	
		TPS2062C and 66C (1 A)	D		90	108	
r <sub>DS(on)</sub>	On-resistance	TPS2062C and 66C (1 A), -40°C ≤ (T <sub>J</sub> , T <sub>A</sub> ) ≤ 85°C	D		90	122	mΩ
		TPS2060C and 64C (1.5 A)			70	84	
		TPS2060C and 64C (1.5 A), -40°C ≤ (T <sub>J</sub> , T <sub>A</sub>	) ≤ 85°C		70	95	
		TPS2002C and 03C (2 A)			70	84	
		TPS2002C and 03C (2 A), −40°C ≤ (T <sub>J</sub> , T <sub>A</sub> ) ≤ 85°C			70	95	
CURRE	ENT LIMIT		*				
		TPS2062C and 66C (1 A)		1.28	1.61	1.94	
Ios	Current limit, See Figure 7	TPS2060C and 64C (1.5 A)			2.29	2.75	Α
		TPS2002C and 03C (2 A)			2.96	3.49	
t <sub>IOS</sub>	Short-circuit response time	$V_{\text{IN}} = 5 \text{ V (see Figure 6)},$ One-half full load $\rightarrow R_{(\text{SHORT})} = 50 \text{ m}\Omega$ , Measure from application to when current falls below 120% of final value			2		μs
SUPPL	Y CURRENT		'			1	
I <sub>SD</sub>	Supply current, device disabled	I <sub>(OUTx)</sub> = 0 mA			0.01	1	
I <sub>S1E</sub>	Supply current, single switch enabled	I <sub>(OUTx)</sub> = 0 mA			60	75	
I <sub>S2E</sub>	Supply current, both switches enabled	I <sub>(OUTx)</sub> = 0 mA			100	120	μΑ
I <sub>LKG</sub>	Reverse leakage current	$V_{OUT} = 5.5 \text{ V}, V_{IN} = 0 \text{ V}, \text{ measured } I_{OUTx}$			0.15	1	
OUTPU	IT DISCHARGE		,				
$R_{PD}$	Output pull-down resistance <sup>(2)</sup>	V <sub>IN</sub> = V <sub>(OUTx)</sub> = 5 V, disabled		400	470	600	Ω

Pulsed testing techniques maintain junction temperature approximately equal to ambient temperature
These parameters are provided for reference only, and do not constitute part of Tl's published device specifications for purposes of Tl's product warranty.



#### **ELECTRICAL CHARACTERISTICS**

 $-40^{\circ}\text{C} \le (\text{T}_{\text{J}} = \text{T}_{\text{A}}) \le 125^{\circ}\text{C}$ ,  $4.5 \text{ V} \le \text{V}_{\text{IN}} \le 5.5 \text{ V}$ ,  $\text{V}_{\text{ENx}} = \text{V}_{\text{IN}}$  or  $\text{V}_{\overline{\text{ENx}}} = 0 \text{ V}$ ,  $\text{I}_{\text{OUTx}} = 0 \text{ A}$ , typical values are at 5 V and 25°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS <sup>(1)</sup>	M	IN	TYP	MAX	UNIT
POWER	R SWITCH						
			GN		70	112	
_	On registance	TPS2062C and 66C (1 A)			90	135	<b>~</b> 0
r <sub>DS(on)</sub>	On-resistance	TPS2060C and 64C (1.5 A)			70	112	mΩ
		TPS2002C and 03C (2 A)			70	112	
ENABL	E INPUT (ENx or ENx)						
$V_{IH}$	ENx (ENx), High-level input voltage	4.5 V ≤ VIN ≤ 5.5 V		2			
$V_{IL}$	ENx (ENx), Low-level input Voltage					0.8	V
	Hysteresis	V <sub>IN</sub> = 5 V			0.14		
	Leakage current	$V_{ENx} = 5.5 \text{ V or } 0 \text{ V}, V_{\overline{ENx}} = 0 \text{ V or } 5.5 \text{ V}$		-1	0	1	μΑ
t <sub>on</sub>	Turn-on time	$V_{IN}$ = 5 V, C <sub>L</sub> = 1 μF, R <sub>L</sub> = 100 Ω, ENx ↑ or ENx ↓, See Figure 4, Figure 5, and Figure 2					ms
		1 A, 1.5 A, 2 A Rated	1	1.4	1.9	2.4	
t <sub>off</sub>	Turn-off time	$\frac{V_{IN}}{EN}$ = 5 V, C <sub>L</sub> = 1 $\mu$ F, R <sub>L</sub> = 100 $\Omega$ , ENx ↑ or $EN$ ↓, See Figure 4, Figure 5, and Figure 2					ms
		1 A, 1.5 A, 2 A Rated	1.	95	2.60	3.25	
t <sub>r</sub>	Rise time, output	utput $C_L = 1 \mu F, R_L = 100 \Omega$ , see Figure 3					ms
ч	rtise time, output	1 A, 1.5 A, 2 A Rated	0.	58	0.82	1.15	1110
t <sub>f</sub>	Fall time, output	$C_L = 1 \mu F$ , $R_L = 100 \Omega$ , see Figure 3				ms	
1	- ae, caspa:	1 A, 1.5 A, 2 A Rated	0.	33	0.47	0.66	
CURRE	NT LIMIT						
		TPS2062C/66C (1 A)	1.	12	1.61	2.10	
$I_{OS}$	Current-limit, See Figure 7	TPS2060C and 64C (1.5 A)	1.	72	2.29	2.86	Α
		TPS2002C and 03C (2 A)	2.	22	2.96	3.7	
t <sub>IOS</sub>	Short-circuit response time (2)	$V_{IN}=5~V$ (see Figure 6), One-half full load $\rightarrow R_{(SHOR)}$ 50 m $\Omega_{\rm }$ measure from application to when current fall below 120% of final value			2		μs
SUPPL	Y CURRENT		•			•	
I <sub>SD</sub>	Supply current, switch disabled	Standard conditions, I <sub>(OUTx)</sub> = 0 mA			0.01	10	
I <sub>S1E</sub>	Supply current, single switch enabled	Standard conditions, I <sub>(OUTx)</sub> = 0 mA				90	
I <sub>S2E</sub>	Supply current, both switches enabled	Standard conditions, $I_{(OUTx)} = 0$ mA	, I <sub>(OUTx)</sub> = 0 mA		150	μA	
$I_{LKG}$	Reverse leakage current	$V_{OUT} = 5.5 \text{ V}, V_{IN} = 0 \text{ V}, \text{ measured } I_{(OUTx)}$			0.20		
UNDER	VOLTAGE LOCKOUT						
UVLO	Low-level input voltage, IN	VIN rising	3	3.4		4.0	V
	Hysteresis, IN <sup>(2)</sup>				0.14		V
FLTx			<u>,                                      </u>				
	Output low voltage, FLTx	$I_{\overline{(FLTx)}} = 1 \text{ mA}$				0.2	V
	Off-state leakage	$V_{\overline{(FLTx)}} = 5.5 \text{ V}$				1	μΑ
	FLTx deglitch	FLTx overcurrent assertion/deassertion		7	10	13	ms

<sup>(1)</sup> Pulsed testing techniques maintain junction temperature approximately equal to ambient temperature

<sup>(2)</sup> These parameters are provided for reference only, and do not constitute part of TI's published device specifications for purposes of TI's product warranty.



# **ELECTRICAL CHARACTERISTICS (continued)**

 $-40^{\circ}\text{C} \le (\text{T}_{\text{J}} = \text{T}_{\text{A}}) \le 125^{\circ}\text{C}$ ,  $4.5 \text{ V} \le \text{V}_{\text{IN}} \le 5.5 \text{ V}$ ,  $\text{V}_{\text{ENx}} = \text{V}_{\text{IN}}$  or  $\text{V}_{\overline{\text{ENx}}} = 0 \text{ V}$ ,  $\text{I}_{\text{OUTx}} = 0 \text{ A}$ , typical values are at 5 V and 25°C (unless otherwise noted)

PARAMETER	PARAMETER TEST CONDITIONS <sup>(1)</sup>				UNIT
OUTPUT DISCHARGE				,	
Output multi danna mariatana a (3)	V <sub>IN</sub> = 5 V, V <sub>OUT</sub> = 5 V, disabled	300	470	800	Ω
Output pull-down resistance (3)	V <sub>IN</sub> = 4 V, V <sub>OUT</sub> = 5 V, disabled	350	560	1200	
THERMAL SHUTDOWN					
Junction thermal shutdown	In current limit				°C
threshold	Not in current limit				
Hysteresis <sup>(3)</sup>			20		°C

(3) These parameters are provided for reference only, and do not constitute part of TI's published device specifications for purposes of TI's product warranty.




Figure 2. Output Rise / Fall Test Load



Figure 3. Power-On and Off Timing




Figure 4. Enable Timing, Active High Enable




Figure 5. Enable Timing, Active Low Enable




Figure 6. Output Short Circuit Parameters





Figure 7. Output Characteristic Showing Current Limit



### **FUNCTIONAL BLOCK DIAGRAM**





#### **DEVICE INFORMATION**

#### **PIN FUNCTIONS - MSOP-8 PACKAGES**

NAME	TPS2066C/64C	TPS2062C/60C	I/O	DESCRIPTION
GND	1	1	Pwr	Ground connection
IN	2	2	I	Input voltage and power-switch drain; connect a 0.1 $\mu F$ or greater ceramic capacitor from IN to GND close to the IC
EN1	3	-	I	Enable input channel 1, logic high turns on power switch
EN1	-	3	I	Enable input channel 1, logic low turns on power switch
EN2	4	-	ı	Enable input channel 2, logic high turns on power switch
EN2	-	4	I	Enable input channel 2, logic low turns on power switch
FLT2	5	5	0	Active-low open-drain output, asserted during overcurrent, or overtemperature conditions on channel 2
OUT2	6	6	0	Power-switch output channel 2, connected to load
OUT1	7	7	0	Power-switch output channel 1, connected to load
FLT1	8	8	0	Active-low open-drain output, asserted during over-current, or overtemperature conditions on channel 1
PowerPAD™	PAD	PAD	Pwr	Internally connected to GND; used to heat-sink the part to the circuit board traces. Connect PAD to GND plane as a heatsink.

### **PIN FUNCTIONS - SOIC-8 PACKAGES**

NAME	TPS2066C	TPS2062C	I/O	DESCRIPTION
GND	1	1	Pwr	Ground connection
IN	2	2	I	Input voltage and power-switch drain; connect a 0.1 $\mu\text{F}$ or greater ceramic capacitor from IN to GND close to the IC
EN1	3	-	I	Enable input channel 1, logic high turns on power switch
EN1	-	3	I	Enable input channel 1, logic low turns on power switch
EN2	4	-	I	Enable input channel 2, logic high turns on power switch
EN2	-	4	I	Enable input channel 2, logic low turns on power switch
FLT2	5	5	0	Active-low open-drain output, asserted during overcurrent, or overtemperature conditions on channel 2
OUT2	6	6	0	Power-switch output channel 2, connected to load
OUT1	7	7	0	Power-switch output channel 1, connected to load
FLT1	8	8	0	Active-low open-drain output, asserted during overcurrent, or overtemperature conditions on channel 1

#### **PIN FUNCTIONS - SON-10 PACKAGES**

NAME	TPS2003C	TPS2002C	1/0	DESCRIPTION
GND	1	1	Pwr	Ground connection
IN	2, 3	2, 3	I	Input voltage and power-switch drain; connect a 0.1 $\mu F$ or greater ceramic capacitor from IN to GND close to the IC
EN1	4	-	I	Enable input channel 1, logic high turns on power switch
EN1	-	4	I	Enable input channel 1, logic low turns on power switch
EN2	5	-	I	Enable input channel 2, logic high turns on power switch
EN2	-	5	I	Enable input channel 2, logic low turns on power switch
FLT2	6	6	0	Active-low open-drain output, asserted during overcurrent, or overtemperature conditions on channel 2
NC	7	7		No connect – leave floating.
OUT2	8	8	0	Power-switch output channel 2, connect to load
OUT1	9	9	0	Power-switch output channel 1, connect to load
FLT1	10	10	0	Active-low open-drain output, asserted during overcurrent, or overtemperature conditions on channel 1
PowerPAD™	PAD	PAD	Pwr	Internally connected to GND; used to heat-sink the part to the circuit board traces. Connect PAD to GND plane as a heatsink.



#### TYPICAL CHARACTERISTICS




Figure 8. Test Circuit for System Operation in Typical Characteristics Section




Figure 9. TPS2062C Turn on Delay and Rise Time With 1-µF Load




Figure 11. TPS2062C Turn on Delay and Rise Time With 150-µF Load




Figure 10. TPS2062C Turn off Delay and Fall Time With 1-µF Load




Figure 12. TPS2062C Turn off Delay and Fall Time With 150-µF Load



### TYPICAL CHARACTERISTICS (continued)




Figure 13. TPS2062C Enable Into Short




Figure 14. TPS2062C Inrush Current With Different Load Capacitance




Figure 15. TPS2062C Power Up - Enabled




Figure 16. TPS2062C Power Down - Enabled




Figure 17. TPS2062C Enable With 2-Ω Load





Figure 18. TPS2062C Enable With 1-Ω Load






3.5  $V_{IN} = 5 \text{ V}, C_{Lx} = 150 \mu\text{F}, R_{Loadx} = 10 \Omega, TPS2062C$ 6 3.0 2.5 ENX, OUTX, FLTX (V) FLTx OUTx 2.0 2 0 1.5 ENx -2 1.0 -4 IOUT 0.5 -6 0.0 0 10m 12m 14m -2m 2m 4m 6m 8m Time (s)

Figure 19. TPS2062C Enable/Disable into Output Short

Figure 20. TPS2062C Enable/Disable into 10-Ω Load







Figure 21. TPS2064C Enable into Short

Figure 22. TPS2064C Enable into 3.3  $\Omega$  and 150- $\mu$ F Laod







Figure 23. TPS2064C Short Applied

Figure 24. TPS2003C Enable into Short



# TYPICAL CHARACTERISTICS (continued)







Figure 25. TPS2003C Enable into 2.5  $\Omega$  and 150- $\mu F$  Laod

Figure 26. Current Limit (I<sub>OS</sub>) vs Temperature






Figure 27. Input - output Resistance ( $R_{DS(ON)}$ ) vs Temperature

Figure 28. Supply Current (Device Disable) - I<sub>SD</sub> vs Temperature




Figure 29. Supply Current (Enable) - I<sub>SE</sub> vs Temperature

SLVSAX6C - OCTOBER 2011 - REVISED JUNE 2012

www.ti.com

#### **DETAILED DESCRIPTION**

#### **OVERVIEW**

The TPS20xxC dual are current-limited, power-distribution switches providing between 1 A and 2 A of continuous load current in 5-V circuits. These parts use N-channel MOSFETs for low resistance, maintaining output voltage load regulation. They are designed for applications where short circuits or heavy capacitive loads will be encountered. Device features include UVLO, ON/OFF control (Enable), reverse blocking when disabled, output discharge when disabled, overcurrent protection, over-temperature protection, and deglitched fault reporting. They are pin for pin with existing *TI Switch Portfolio*.

### **UNDERVOLTAGE LOCKOUT (UVLO)**

The undervoltage lockout (UVLO) circuit disables the power switch when the input voltage is below the UVLO threshold. Built-in hysteresis prevents unwanted on/off cycling due to input voltage drop from large current surges. FLTx is high impedance when the TPS20xxC dual is in UVLO.

# **ENABLE (ENx or ENx)**

The logic input of ENx or ENx disables all of the internal circuitry while maintaining the power switch OFF. The supply current of the device can be reduced to less than 1 µA when both switches are disabled. A logic low input on ENx or a logic high input on ENx enables the driver, control circuits, and power switch of corresponding channel.

The ENx or ENx input voltage is compatible with both TTL and CMOS logic levels. The FLTx is immediately cleared and the output discharge circuit is enabled when the device is disabled.

#### **DEGLITCHED FAULT REPORTING**

FLTx is an open-drain output that asserts (active low) during an overcurrent or overtemperature condition on each corresponding channel. The FLTx output remains asserted until the fault condition is removed or the channel is disabled. The TPS20xxC dual eliminates false FLTx reporting by using internal delay circuitry after entering or leaving an overcurrent condition. The "deglitch" time is typically 10 ms. This ensures that FLTx is not accidentally asserted under overcurrent conditions with a short time, such as starting into a heavy capacitive load. Over temperature conditions are not deglitched. The FLTx pin is high impedance when the device is disabled and in undervoltage lockout (UVLO). The fault circuits are independent so that another channel continues to operate when one channel is in a fault condition.

#### OVERCURRENT PROTECTION

The TPS20xxC dual responds to overloads by limiting each channel output current to the static  $I_{OS}$  levels shown in the *Electrical Characteristics* table. When an overload condition is present, the device maintains a constant current ( $I_{OS}$ ) and reduces the output voltage accordingly, with the output voltage falling to ( $I_{OS}$  x  $R_{SHORT}$ ). Three possible overload conditions can occur. In the first condition, the output has been shorted before the device is enabled or before voltage is applied to IN. The device senses over-current and immediately switches into a constant-current output. In the second condition, a short or an overload occurs while the device is enabled. At the instant a short -circuit occurs, high currents may flow for several microseconds ( $I_{IOS}$ ) before the current-limit circuit reacts. The device operates in constant-current mode after the current-limit circuit has responded. In the third condition, the load is increased gradually beyond the recommended operating current. The current is permitted to rise until the current-limit threshold is reached. The devices are capable of delivering current up to the current-limit threshold without damage. Once the threshold is reached, the device switches into constant-current mode. For all of the above three conditions, the device may begin thermal cycling if the overcurrent condition persists.





www.ti.com

#### **OVERTEMPERATURE PROTECTION**

The TPS20xxC dual includes per channel overtemperature protection circuitry, which activates at 135°C (min) junction temperature while in current limit. There is an overall thermal shutdown of 155°C (min) junction temperature when the TPS20xxC dual is not in current limit. The device remains off until the junction temperature cools 20°C and then restarts. Thermal shutdown may occur during an overload due to the relatively large power dissipation  $[(V_{IN} - V_{OUT}) \times I_{OS}]$  driving the junction temperature up. The power switch cycles on and off until the fault is removed. This topology allows one channel to continue normal operation even if the other channel is in an over-temperature condition.

#### SOFTSTART, REVERSE BLOCKING AND DISCHARGE OUTPUT

The power MOSFET driver incorporates circuitry that controls the rise and fall times of the output voltage to limit large current and voltage surges on the input supply, and provides built-in soft-start functionality.

The TPS20xxC dual power switch will block current from OUT to IN when turned off by the UVLO or disabled.

The TPS20xxC dual includes an output discharge function on each channel. A  $470\Omega$  (typ.) discharge resistor will dissipate stored charge and leakage current on OUTx when the device is in UVLO or disabled. However as this circuit is biased from IN, the output discharge will not be active when IN voltage is close to 0 V.



#### **APPLICATION INFORMATION**

#### INPUT AND OUTPUT CAPACITANCE

Input and output capacitance improves the performance of the device. For all applications, a 0.1  $\mu$ F or greater ceramic bypass capacitor between IN and GND is recommended as close to the device as possible for local noise de-coupling. The actual capacitance should be optimized for the particular application. This precaution reduces ringing on the input due to power-supply transients. Additional input capacitance may be needed on the input to reduce the overshoot voltage from exceeding the absolute maximum voltage of the device during heavy transients.

A 120  $\mu$ F minimum output capacitance is required when implementing USB standard applications. Typically this uses a 150  $\mu$ F electrolytic capacitor. If the application does not require 120  $\mu$ F of output capacitance, a minimum of 10  $\mu$ F ceramic capacitor on the output is recommended in order to reduce the transient negative voltage on OUTx pin caused by load inductance during a short circuit. The transient negative voltage should be less than 1.5 V for 10  $\mu$ s.

#### POWER DISSIPATION AND JUNCTION TEMPERATURE

It is good design practice to estimate power dissipation and maximum expected junction temperature of the TPS20xxC dual. The system designer can control choices of package, proximity to other power dissipating devices, and printed circuit board (PCB) design based on these calculations. These have a direct influence on maximum junction temperature. Other factors such as airflow and maximum ambient temperature are often determined by system considerations.

Addition of extra PCB copper area around these devices is recommended to reduce the thermal impedance and maintain the junction temperature as low as practical.

The following procedure requires iteration because power loss is due to the two internal MOSFETs 2  $\times$   $I^2 \times r_{DS(on)}$ , and  $r_{DS(on)}$  is a function of the junction temperature. As an initial estimate, use the  $r_{DS(on)}$  at 125°C from the typical characteristics, and the preferred package thermal resistance for the preferred board construction from the thermal parameters section.

$$T_J = T_A + [(2 \times I_{OUT}^2 \times r_{DS(on)} \times \theta_{JA}]$$

Where:

 $I_{OUT}$  = rated OUT pin current (A)

 $r_{DS(on)}$  = Power switch on-resistance at an assumed  $T_{J}(\Omega)$ 

 $T_A = Maximum ambient temperature (°C)$ 

 $T_{\perp}$  = Maximum junction temperature (°C)

 $\theta_{JA}$  = Thermal resistance (°C/W)

If the calculated  $T_J$  is substantially different from the original assumption, look up a new value of  $r_{DS(on)}$  and recalculate.

If the resulting  $T_J$  is not less than 125°C, try a PCB construction and/or package with lower  $\theta_{JA}$ .





### **REVISION HISTORY**

Changes from Original (October 2011) to Revision A	Page
Changed devices TPS2062C and TPS2066C MSOP-8 package From: Preview to Active	1
Changed the I <sub>OS</sub> current limit values for TPS2062C and 66C (1 A)	3
Changed the I <sub>OS</sub> current limit values for TPS2062C/66C (1 A).	4
Changes from Revision A (March 2012) to Revision B	Page
Changed device TPS2060C MSOP-8 package From: Preview to Active	1
Changes from Revision B (March 2012) to Revision C	Page
Changed devices TPS2062C and TPS2066C SOIC-8 package From: Preview to Active	1
• Changed the TPS2062C and 66C $r_{DS(on)}$ D package TYP value From: 84 to 90 m $\Omega$ and added the M	IAX value3
<ul> <li>Changed the TPS2062C and 66C r<sub>DS(on)</sub> D package TYP value From: 84 to 90 mΩ</li> </ul>	4



26-Jun-2012

#### **PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan <sup>(2)</sup>	Lead/ Ball Finish	MSL Peak Temp <sup>(3)</sup>	Samples (Requires Login)
TPS2002CDRCR	PREVIEW	SON	DRC	10	3000	TBD	Call TI (	Call TI	
TPS2002CDRCT	PREVIEW	SON	DRC	10	250	TBD	Call TI (	Call TI	
TPS2003CDRCR	PREVIEW	SON	DRC	10	3000	Green (RoHS & no Sb/Br)	CU NIPDAU L	Level-2-260C-1 YEAR	
TPS2003CDRCT	PREVIEW	SON	DRC	10	3000	Green (RoHS & no Sb/Br)	CU NIPDAU L	Level-2-260C-1 YEAR	
TPS2060CDGN	ACTIVE	MSOP- PowerPAD	DGN	8	80	Green (RoHS & no Sb/Br)	CU NIPDAUAGL	Level-1-260C-UNLIM	
TPS2060CDGNR	ACTIVE	MSOP- PowerPAD	DGN	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAUAGL	_evel-1-260C-UNLIM	
TPS2062CD	PREVIEW	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU L	_evel-1-260C-UNLIM	
TPS2062CDGN	ACTIVE	MSOP- PowerPAD	DGN	8	80	Green (RoHS & no Sb/Br)	CU NIPDAUAGL	_evel-1-260C-UNLIM	
TPS2062CDGNR	ACTIVE	MSOP- PowerPAD	DGN	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAUAGL	Level-1-260C-UNLIM	
TPS2062CDR	PREVIEW	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU L	_evel-1-260C-UNLIM	
TPS2064CDGN	ACTIVE	MSOP- PowerPAD	DGN	8	80	Green (RoHS & no Sb/Br)	CU NIPDAUAGL	Level-1-260C-UNLIM	
TPS2064CDGNR	ACTIVE	MSOP- PowerPAD	DGN	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAUAGL	Level-1-260C-UNLIM	
TPS2066CD	PREVIEW	SOIC	D	8	75	TBD	Call TI (	Call TI	
TPS2066CDGN	ACTIVE	MSOP- PowerPAD	DGN	8	80	Green (RoHS & no Sb/Br)	CU NIPDAUAGL	Level-1-260C-UNLIM	
TPS2066CDGNR	ACTIVE	MSOP- PowerPAD	DGN	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAUAGL	Level-1-260C-UNLIM	
TPS2066CDR	PREVIEW	SOIC	D	8	2500	TBD	Call TI (	Call TI	

<sup>(1)</sup> The marketing status values are defined as follows: **ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.



# PACKAGE OPTION ADDENDUM

26-Jun-2012

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# PACKAGE MATERIALS INFORMATION


www.ti.com 18-Jun-2012

# TAPE AND REEL INFORMATION

#### **REEL DIMENSIONS**







A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

# TAPE AND REEL INFORMATION

\*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS2060CDGNR	MSOP- Power PAD	DGN	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
TPS2062CDGNR	MSOP- Power PAD	DGN	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
TPS2064CDGNR	MSOP- Power PAD	DGN	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
TPS2066CDGNR	MSOP- Power PAD	DGN	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1

www.ti.com 18-Jun-2012




\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS2060CDGNR	MSOP-PowerPAD	DGN	8	2500	364.0	364.0	27.0
TPS2062CDGNR	MSOP-PowerPAD	DGN	8	2500	364.0	364.0	27.0
TPS2064CDGNR	MSOP-PowerPAD	DGN	8	2500	360.0	162.0	98.0
TPS2066CDGNR	MSOP-PowerPAD	DGN	8	2500	364.0	364.0	27.0

DGN (S-PDSO-G8)

# PowerPAD™ PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com <a href="https://www.ti.com">www.ti.com</a>.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
- F. Falls within JEDEC MO-187 variation AA-T

#### PowerPAD is a trademark of Texas Instruments.



# DGN (S-PDSO-G8)


# PowerPAD™ PLASTIC SMALL OUTLINE

#### THERMAL INFORMATION

This PowerPAD  $^{\text{M}}$  package incorporates an exposed thermal pad that is designed to be attached to a printed circuit board (PCB). The thermal pad must be soldered directly to the PCB. After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Exposed Thermal Pad Dimensions


4206323-2/1 12/11

NOTE: All linear dimensions are in millimeters



# DGN (R-PDSO-G8)

# PowerPADTM PLASTIC SMALL OUTLINE




NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002, SLMA004, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <a href="https://www.ti.com">www.ti.com</a>. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.
- F. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

### PowerPAD is a trademark of Texas Instruments





- NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
  - B. This drawing is subject to change without notice.
  - C. Small Outline No—Lead (SON) package configuration.
  - D. The package thermal pad must be soldered to the board for thermal and mechanical performance, if present.
  - E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions, if present



# D (R-PDSO-G8)

# PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AA.



#### IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

**Applications** 

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

**Products** 

Wireless Connectivity

#### Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive **Amplifiers** amplifier.ti.com Communications and Telecom www.ti.com/communications dataconverter.ti.com Computers and Peripherals www.ti.com/computers **Data Converters DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps DSP dsp.ti.com **Energy and Lighting** www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical Logic logic.ti.com Security www.ti.com/security Power Mgmt www.ti.com/space-avionics-defense power.ti.com Space, Avionics and Defense Microcontrollers Video and Imaging microcontroller.ti.com www.ti.com/video www.ti-rfid.com **OMAP Mobile Processors** www.ti.com/omap

TI E2E Community Home Page

www.ti.com/wirelessconnectivity

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2012, Texas Instruments Incorporated

e2e.ti.com