











TPD2S017



SLLS949B - SEPTEMBER 2009-REVISED DECEMBER 2015

TPD2S017 2-Channel Ultra-Low Clamp Voltage ESD Solution With Series-Resistor Isolation

Features

- Ultra-Low Clamping Voltage Ensures the Protection of Ultra-Low Voltage Core Chipset **During ESD Events**
- IEC 61000-4-2 ESD Protection
- Matching of Series Resistor (R = 1 Ω) of ±8 m Ω (Typical)
- Differential Channel Input Capacitance Matching of 0.02 pF (Typical)
- High-Speed Data Rate and EMI Filter Action at High Frequencies (–3 dB Bandwidth, ≉3 GHz)
- Available in 6-Pin Small-Outline Transistor [SOT-23 (DBV)] Package
- Easy Straight-Through Routing Packages

Applications

- Hi-Speed USBs
- IEEE 1394 Interfaces
- Low-Voltage Differential Signaling (LVDS)
- Mobile Display Digital Interfaces (MDDI) and Mobile Industry Processor Interfaces (MIPI)
- **HS Signals**

3 Description

The TPD2S017 is a two channel electrostatic discharge (ESD) protection device. This protection product offers two-stage ESD transient voltage suppression (TVS) diodes in each line with a typically $1-\Omega$ series resistor isolation. This architecture allows the device to clamp at a very low voltage during system level ESD strikes.

The TPD2S017 conforms to the IEC61000-4-2 ESD protection standard. Due to the series resistor component, the TPD2S017 provides a controlled filter roll-off for even greater spurious EMI suppression and signal integrity. The monolithic silicon technology allows good matching of the component values, including the clamp capacitances and the series resistors between the differential signal pairs. The tight matching of the line capacitance and series resistors ensures that the differential signal distortion due to added ESD clamp remains minimal, and it also allows the part to operate at high-speed differential data rate (in excess of 1.5 Gbps). The DBV package offers a flow-through pin mapping for ease of board layout.

Typical applications of this ESD protection device are circuit protection for USB data lines, IEEE 1394 Interfaces, LVDS, MDDI/MIPI and HS signals.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
TPD2S017	SOT-23 (6)	2.90 mm × 1.60 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Application Schematic






Table of Contents

Features 1	7.3 Feature Description6
Applications 1	7.4 Device Functional Modes6
	8 Application and Implementation 7
	8.1 Application Information
•	8.2 Typical Application7
_	9 Power Supply Recommendations
	10 Layout 9
_	10.1 Layout Guidelines
	10.2 Layout Example
	11 Device and Documentation Support 10
	11.1 Community Resources10
	11.2 Trademarks
	11.3 Electrostatic Discharge Caution
• •	11.4 Glossary10
7.1 Overview 6	12 Mechanical, Packaging, and Orderable
7.2 Functional Block Diagram 6	Information 10
	Applications 1 Description 1 Revision History 2 Pin Configuration and Functions 3 Specifications 3 6.1 Absolute Maximum Ratings 3 6.2 ESD Ratings 3 6.3 Recommended Operating Conditions 3 6.4 Thermal Information 4 6.5 Electrical Characteristics 4 6.6 Dissipation Ratings 4 6.7 Typical Characteristics 5 Detailed Description 6


4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

С	hanges from Revision A (July 2015) to Revision B	Page
•	Added $f = 10$ MHz to the test condition of IO capacitance in the Electrical Characteristics table	4
С	hanges from Original (September 2009) to Revision A	Page
•	Added Pin Configuration and Functions section, ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section	



5 Pin Configuration and Functions



Pin Functions

PIN		1/0	DECEDIPTION			
NAME	NO.	I/O	DESCRIPTION			
Ch1_In	3		High good ECD clamp input			
Ch2_In	4		High-speed ESD clamp input			
Ch1_Out	1	0	High aread ECD class suitout			
Ch2_Out	6	0	High-speed ESD clamp output			
GND	2	_	Ground			
V _{CC}	5	_	Optional power			

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

		MIN	MAX	UNIT
V_{IO}	IO voltage	0	5	V
T _A	Operating temperature	-40	85	°C
T _{stg}	Storage temperature	-85	125	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

			VALUE	UNIT
		Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	±15000	
V _(ESD)	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±1500	V
		IEC 61000-4-2 Contact Discharge	±11000	

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM MAX	UNIT
Operating free-air temperature, T _A	-40	85	°C	
	V _{CC}	0	5	
Operating voltage	Ch1_In	0	V_{CC}	V
	Ch2_In	0	V_{CC}	

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



6.4 Thermal Information

		TPD2S017	
	THERMAL METRIC ⁽¹⁾	DBV (SOT-23)	UNIT
		6 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	192.7	°C/W
R _{0JC(top)}	Junction-to-case (top) thermal resistance	166.2	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	39.8	°C/W
ΨЈТ	Junction-to-top characterization parameter	44.7	°C/W
ΨЈВ	Junction-to-board characterization parameter	39.4	°C/W
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	N/A	°C/W

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

6.5 Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
R	Series resistor			1		Ω
I _{IO}	Current from I/O pins	V _{IO} = 3 V		0.01	0.1	μΑ
ΔRS	Channel-to-channel resistance match	V _{IO} = 3 V		±8	±15	mΩ
V_D	Diode forward voltage for lower clamp	I _D = 8 mA	-0.6	-0.8	-0.95	V
R _{DYN}	Dynamic resistance (for I/O clamp)	I = 9 A		0.8		Ω
C _{IO}	IO capacitance	$V_{IO} = 2.5 \text{ V}; f = 10 \text{ MHz}$		1		pF
V_{BR}	Break-down voltage	$I_O = 1 \text{ mA}$	11	12		V


6.6 Dissipation Ratings

PACKAGE	T _A ≤ 25°C POWER RATING	DERATING FACTOR ⁽¹⁾ ABOVE T _A ≤ 25°C	T _A = 70°C POWER RATING
DBV	463.18 mW	-4.63 mW/C	254.75 mW

(1) Derating factor is defined as the inverse of the traditional junction-to-ambient thermal resistance ($R_{\theta JA}$).



6.7 Typical Characteristics






7 Detailed Description

7.1 Overview

The TPD2S017 is a two-channel ESD protection device. The two-stage ESD diodes and $1-\Omega$ isolation resistor topology of the device gives the system very robust and good protection during ESD strikes. The TPD2S017 conforms to the IEC61000-4-2 ESD protection standard. The TPD2S017 provides a -3-dB frequency at almost 3 GHz which provides enough bandwidth for a vast majority of applications. Thanks to the monolithic silicon technology, the tight matching of the line capacitances and series resistances ensures a minimum distorted differential signal and a high operating differential data rate. The DBV package offers a flow-through pin mapping for ease of board layout.

7.2 Functional Block Diagram



7.3 Feature Description

Each channel of the TPD2S017 device has a topology of two-stage clamps with isolation resistor. This topology optimizes the clamping performance while supporting a high bandwidth. Due to the low clamping voltage, the down stream circuits that connect to the output of the channels are well-protected. The high IEC 61000-4-2 level ensures the system's robustness during the ESD events. The good matching of the resistor and capacitance values will yield minimal distortion of the signals. The low resistance and capacitance values make sure that this device supports a high differential data rate. The flow-through pinout ensures no additional layout burden on the printed circuit board (PCB).

7.4 Device Functional Modes

The TPD2S017 device stays passive and has low leakage during normal operation when the voltage at the input of each channel is from 0 V to V_{CC} and activates when that voltage exceeds one forward diode drop above V_{CC} or below ground. During IEC ESD events, contact transient voltages as high as ± 11 kV can be suppressed. When the voltages on the protected lines fall below the trigger voltage, the device reverts back to the low leakage passive state.



8 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

When a system contains a human interface connector, it becomes vulnerable to large system-level ESD strikes that standard ICs cannot survive. Protection products are typically used to suppress ESD at these connectors. TPD2S017 is a two-channel ESD protection device. In each channel, it contains two-stage TVS diodes and a resistor between the two clamping stages as an isolation. This implementation provides good clamping performance, minimal signal distortion and the support of high data speed.

8.2 Typical Application




Figure 6. Typical Application Schematic

8.2.1 Design Requirements

For this design example, a TPD2S017 will be used to protect the USB 2.0 high-speed data lines. The following system parameters are known.

Table 1. Design Parameters

DESIGN PARAMETER	VALUE
High-speed mode high-level output voltage	400 mV ±10%
High-speed mode low-level output voltage	0 V ± 10 mV
USB 2.0 high-speed data rate	480 Mbps
Required IEC 61000-4-2 ESD Protection	±8-kV Contact



8.2.2 Detailed Design Procedure

To begin the design process, some parameters must be decided upon; the designer should make sure:

- Voltage range on the protected lines must not go beyond one forward diode drop above the V_{CC} and must no
 go below one forward diode drop below the ground.
- Operating frequency is supported by the IO capacitance C_{IO}.
- IEC 61000-4-2 protection requirement is covered by the IEC performance of the TVS diode.

For this application, a high speed USB 2.0 signal that ranges from -10 mV to 440 mV will be applied to each line. Connect a 5-V power supply to V_{CC} pin; therefore, the signal will not fall outside of the normal operation range and the TPD2S017 will stay passive and low leakage during normal operation.

Next, consider the data rate of this signal and ensure that the TVS I/O capacitance will not distort this signal by filtering it. The speed of a USB 2.0 high-speed signal is 480 Mbit/s. With TPD2S017's ultra low IO capacitance, this device can support 1.5 Gbit/s data rate and thus can pass USB 2.0 high-speed signal with minimal distortion.

Finally, TPD2S017 is rated for the IEC 61000-4-2 (Level 4) so it provides sufficient system-level ESD protection to the human interface in this application. See *Layout Example* for instructions on properly laying out TPD2S017.

8.2.3 Application Curves




Figure 7. IEC Clamping Waveforms 8-kV Contact, 1-GHz Bandwidth




Figure 8. IEC Clamping Waveforms
-8-kV Contact, 1-GHz Bandwidth



9 Power Supply Recommendations

The optional V_{CC} power supply bias is recommended to lower the I/O capacitances. Ensure that the maximum voltage specifications for each pin are not violated.

10 Layout

10.1 Layout Guidelines

- The optimum placement is as close to the connector as possible.
 - EMI during an ESD event can couple from the trace being struck to other nearby unprotected traces, resulting in early system failures.
 - The PCB designer must minimize the possibility of EMI coupling by keeping any unprotected traces away from the protected traces which are between the TVS and the connector.
- · Route the protected traces as straight as possible.
- Eliminate any sharp corners on the protected traces between the TVS and the connector by using rounded corners with the largest radii possible.
 - Electric fields tend to build up on corners, increasing EMI coupling.
- · Use thick and short traces for the power and ground paths.
- Run differential signal lines in pair with small distance to optimize signal integrity.

10.2 Layout Example




Figure 9. Layout Recommendation



11 Device and Documentation Support

11.1 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

11.2 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

11.3 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

11.4 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



PACKAGE OPTION ADDENDUM

12-Oct-2015

PACKAGING INFORMATION

Orderable Device	Status	Package Type	_	Pins	_	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
TPD2S017DBVR	ACTIVE	SOT-23	DBV	6	3000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 85	NFT	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.






12-Oct-2015

PACKAGE MATERIALS INFORMATION

www.ti.com 12-Oct-2015

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal

Device	Package Type	Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPD2S017DBVR	SOT-23	DBV	6	3000	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3

PACKAGE MATERIALS INFORMATION

www.ti.com 12-Oct-2015




*All dimensions are nominal

ĺ	Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
	TPD2S017DBVR	SOT-23	DBV	6	3000	180.0	180.0	18.0	

DBV (R-PDSO-G6)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
- D. Leads 1,2,3 may be wider than leads 4,5,6 for package orientation.
- Falls within JEDEC MO-178 Variation AB, except minimum lead width.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive **Amplifiers** amplifier.ti.com Communications and Telecom www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps DSP dsp.ti.com **Energy and Lighting** www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical Logic Security www.ti.com/security logic.ti.com

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID www.ti-rfid.com

OMAP Applications Processors www.ti.com/omap TI E2E Community e2e.ti.com

Wireless Connectivity www.ti.com/wirelessconnectivity