

## TMUX1072 2-Channel 2:1 Analog Multiplexer with Overvoltage Detection and Protection

### 1 Features

- Supply Range 2.3 V to 5.5 V
- Powered Off Protection: I/O pins Hi-Z When  $V_{CC} = 0$  V
- Overvoltage and Overtemperature detection
- 0-V to 20-V Overvoltage Protection (OVP) on Common Pins
- Low  $R_{ON}$  of 6  $\Omega$
- BW of 1.2 GHz Typical
- $C_{ON}$  of 4.5 pF Typical
- Low Power Disable Mode
- 1.8-V Compatible Logic Inputs
- ESD Protection Exceeds JESD22
  - 2000-V Human Body Model (HBM)
- Small 2.00mm x 1.70mm QFN Package available

### 2 Applications

- Data Acquisition (DAQ)
- Field Instrumentation
- Video Surveillance
- HVAC Systems
- Rear Camera

### 3 Description

The TMUX1072 is a high-speed, 2-channel, 2:1, analog switch with integrated overvoltage detection and powered off protection. The device is bidirectional and can be used as a 2:1 or 1:2 switch.


The protection on the I/O pins of the TMUX1072 can tolerate up to 20 V with automatic shutoff circuitry to protect system components behind the switch. This protection is also used for power sequencing where some boards in the system maybe powered up before others are ready to receive signals. The device also detects overvoltage and overtemperature events and provides an open drain output signal through the FLT pin.

#### Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)
TMUX1072	UQFN (12)	2.00 mm x 1.70 mm
	VSSOP (10)	3.00 mm x 5.00 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

#### Simplified Schematic



## Table of Contents



<b>1 Features</b> .....	<b>1</b>	8.3 Feature Description .....	<b>13</b>
<b>2 Applications</b> .....	<b>1</b>	8.4 Device Functional Modes .....	<b>14</b>
<b>3 Description</b> .....	<b>1</b>	<b>9 Application and Implementation</b> .....	<b>15</b>
<b>4 Revision History</b> .....	<b>2</b>	9.1 Application Information .....	<b>15</b>
<b>5 Pin Configuration and Functions</b> .....	<b>3</b>	9.2 Typical Application .....	<b>15</b>
<b>6 Specifications</b> .....	<b>4</b>	<b>10 Power Supply Recommendations</b> .....	<b>16</b>
6.1 Absolute Maximum Ratings .....	<b>4</b>	<b>11 Layout</b> .....	<b>16</b>
6.2 ESD Ratings .....	<b>4</b>	11.1 Layout Guidelines .....	<b>16</b>
6.3 Recommended Operating Conditions .....	<b>4</b>	11.2 Layout Example .....	<b>17</b>
6.4 Thermal Information .....	<b>5</b>	<b>12 Device and Documentation Support</b> .....	<b>18</b>
6.5 Electrical Characteristics .....	<b>5</b>	12.1 Documentation Support .....	<b>18</b>
6.6 Dynamic Characteristics .....	<b>7</b>	12.2 Receiving Notification of Documentation Updates .....	<b>18</b>
6.7 Timing Requirements .....	<b>7</b>	12.3 Community Resources .....	<b>18</b>
<b>7 Parameter Measurement Information</b> .....	<b>8</b>	12.4 Trademarks .....	<b>18</b>
<b>8 Detailed Description</b> .....	<b>12</b>	12.5 Electrostatic Discharge Caution .....	<b>18</b>
8.1 Overview .....	<b>12</b>	12.6 Glossary .....	<b>18</b>
8.2 Functional Block Diagram .....	<b>12</b>	<b>13 Mechanical, Packaging, and Orderable Information</b> .....	<b>18</b>

## 4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

DATE	REVISION	NOTES
April 2018	*	initial release

## 5 Pin Configuration and Functions



### Pin Functions

NAME	PIN		I/O	DESCRIPTION
	RUT	DGS		
SEL1	1	1	I	Switch select 1
NO1	2	2	I/O	Signal path NO1
GND	3	3	GND	Ground
NO2	4	4	I/O	Signal path NO2
SEL2	5	5	I	Switch select 2
$\overline{OE}$	6	-	I	Output enable (Active low)
COM2	7	6	I/O	Common signal path 2
NC2	8	7	I/O	Signal path NC2
VCC	9	8	PWR	Supply Voltage
NC1	10	9	I/O	Signal path NC1
COM1	11	10	I/O	Common signal path 1
$\overline{FLT}$	12	-	O	Fault indicator output pin (Active low) - open drain

## 6 Specifications

### 6.1 Absolute Maximum Ratings

 over operating free-air temperature range (unless otherwise noted)<sup>(1) (2)</sup>

		MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage <sup>(3)</sup>	-0.5	6	V
V <sub>I/O</sub>	Input/Output DC voltage (COM1, COM2) <sup>(3)</sup>	-0.5	20	V
	Input/Output DC voltage (NC1, NO1, NC2, NO2) <sup>(3)</sup>	-0.5	6	V
V <sub>I</sub>	Digital input voltage (SEL1, SEL2, $\overline{OE}$ )	-0.5	6	V
V <sub>O</sub>	Digital output voltage ( $\overline{FLT}$ )	-0.5	6	V
I <sub>K</sub>	Input-output port diode current (COM1, COM2, NC1, NO1, NC2, NO2)	V <sub>IN</sub> < 0	-50	mA
I <sub>IK</sub>	Digital logic input clamp current (SEL1, SEL2, $\overline{OE}$ ) <sup>(3)</sup>	V <sub>I</sub> < 0	-50	mA
I <sub>CC</sub>	Continuous current through VCC		100	mA
I <sub>GND</sub>	Continuous current through GND	-100		mA
T <sub>stg</sub>	Storage temperature	-65	150	°C
T <sub>J</sub>	Operating Junction Temperature	-65	150	°C

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum.
- (3) All voltages are with respect to ground, unless otherwise specified.

### 6.2 ESD Ratings

		VALUE	UNIT
V <sub>(ESD)</sub>	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±2000
		Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	±1000

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

### 6.3 Recommended Operating Conditions

		MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage	2.3	5.5	V
V <sub>I/O</sub>	Analog input/output	COM1, COM2	0	18
V <sub>I/O</sub>		(NC1, NO1, NC2, NO2)	0	5.5
I <sub>I/O</sub>		COM1, COM2	-50	50
I <sub>I/O</sub>		(NC1, NO1, NC2, NO2)	-50	50
V <sub>I</sub>	Digital input voltage	SEL1, SEL2, $\overline{OE}$	0	5.5
V <sub>O</sub>	Digital output voltage	$\overline{FLT}$	0	5.5
I <sub>I/O</sub>	Analog input/output port continuous current	(COM1, COM2, NC1, NO1, NC2, NO2)	-50	50
I <sub>OL</sub>	Digital output current		3	mA
T <sub>A</sub>	Operating free-air temperature	-40	85	°C
T <sub>J</sub>	Junction temperature	-40	125	°C

## 6.4 Thermal Information

THERMAL METRIC <sup>(1)</sup>		TMUX1072		UNIT
		RUT (UQFN)	DGS (VSSOP)	
		12 PINS	10 PINS	
R <sub>θJA</sub>	Junction-to-ambient thermal resistance	127	175	°C/W
R <sub>θJC(top)</sub>	Junction-to-case (top) thermal resistance	55.5	61.2	°C/W
R <sub>θJB</sub>	Junction-to-board thermal resistance	67.7	96.9	°C/W
ψ <sub>JT</sub>	Junction-to-top characterization parameter	1.6	8.2	°C/W
ψ <sub>JB</sub>	Junction-to-board characterization parameter	67.3	95.1	°C/W

(1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

## 6.5 Electrical Characteristics

T<sub>A</sub> = -40°C to +85°C, V<sub>CC</sub> = 2.3 V to 5.5 V, GND = 0V, Typical values are at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C, (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>SUPPLY</b>						
V <sub>CC</sub>	Power supply voltage		2.3		5.5	V
I <sub>CC</sub>	Active supply current	$\overline{OE} = 0\text{ V}$ SEL1, SEL2 = 0 V, 1.8 V or V <sub>CC</sub> 0 V < V <sub>I/O</sub> < 3.6 V		75	100	μA
	Supply current during OVP condition	$\overline{OE} = 0\text{ V}$ SEL1, SEL2 = 0 V, 1.8 V or V <sub>CC</sub> V <sub>I/O</sub> > V <sub>POS_THLD</sub>		65	100	μA
I <sub>CC_PD</sub>	Standby powered down supply current	$\overline{OE} = 1.8\text{ V or }V_{CC}$ SEL1 = 0 V, 1.8 V, or V <sub>CC</sub> SEL2 = 0 V, 1.8 V, or V <sub>CC</sub>		3	10	μA
<b>DC Characteristics</b>						
R <sub>ON</sub>	ON-state resistance	V <sub>I/O</sub> = 0 V to V <sub>CC</sub> I <sub>SINK</sub> = 8 mA Refer to <a href="#">ON-State Resistance Figure</a>		6	15	Ω
ΔR <sub>ON</sub>	ON-state resistance match between channels	V <sub>I/O</sub> = 0 V to V <sub>CC</sub> I <sub>SINK</sub> = 8 mA Refer to <a href="#">ON-State Resistance Figure</a>		0.07	0.3	Ω
R <sub>ON (FLAT)</sub>	ON-state resistance flatness	V <sub>I/O</sub> = 0 V to V <sub>CC</sub> I <sub>SINK</sub> = 8 mA Refer to <a href="#">ON-State Resistance Figure</a>		2.5	6	Ω
I <sub>OFF</sub>	I/O pin OFF leakage current	V <sub>COM1/2</sub> = 0 V or 3.6 V V <sub>CC</sub> = 2.3 V to 5.5 V V <sub>NC1/2</sub> or V <sub>NO1/2</sub> = 3.6 V or 0 V Refer to <a href="#">Off Leakage Figure</a>		3.6		μA
		V <sub>COM1/2</sub> = 0 V or 20 V V <sub>CC</sub> = 2.3 V to 5.5 V V <sub>NC1/2</sub> or V <sub>NO1/2</sub> = 0 V Refer to <a href="#">Off Leakage Figure</a>		165		μA
I <sub>ON</sub>	ON leakage current	V <sub>COM1/2</sub> = 0 V or 3.6 V V <sub>NC1/2</sub> and V <sub>NO1/2</sub> = high-Z Refer to <a href="#">On Leakage Figure</a>		1.2		μA
<b>Digital Characteristics</b>						
V <sub>IH</sub>	Input logic high	SEL1, SEL2, $\overline{OE}$	1.4			V
V <sub>IL</sub>	Input logic low	SEL1, SEL2, $\overline{OE}$			0.5	V
V <sub>OL</sub>	Output logic low	$\overline{FLT}$ I <sub>OL</sub> = 3 mA			0.4	V
I <sub>IH</sub>	Input high leakage current	SEL1, SEL2, $\overline{OE} = 1.8\text{ V, }V_{CC}$	-1	2	5	μA
I <sub>IL</sub>	Input low leakage current	SEL1, SEL2, $\overline{OE} = 0\text{ V}$	-1	±0.2	5	μA

**Electrical Characteristics (continued)**
 $T_A = -40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$ ,  $V_{CC} = 2.3\text{ V}$  to  $5.5\text{ V}$ ,  $\text{GND} = 0\text{V}$ , Typical values are at  $V_{CC} = 3.3\text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ , (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$R_{PD}$	Internal pull-down resistor on digital input pins	SEL1, SEL2		6		$M\Omega$
		$\overline{OE}$		3		$M\Omega$
$C_I$	Digital input capacitance	SEL1, SEL2 = 0 V, 1.8 V or VCC $f = 1\text{ MHz}$		TBD		$\mu\text{F}$
<b>Protection and Detection</b>						
$V_{OVP\_TH}$	OVP positive threshold		5.55	5.8	6.0	V
$V_{OVP\_HYST}$	OVP threshold hysteresis		40	100	300	mV
$T_{OTD\_TH}$	Overtemperature detection threshold		135		165	$^{\circ}\text{C}$
$V_{CLAMP\_V}$	Maximum voltage to appear on NC1/2 and NO1/2 pins during OVP scenario	$V_{COM1/2} = 0$ to 18 V $t_{RISE}$ and $t_{FALL}(10\% \text{ to } 90\%) = 100\text{ ns}$ $R_L = \text{Open}$ Switch on or off $\overline{OE} = 0\text{ V}$	0		9.6	V
		$V_{COM1/2} = 0$ to 18 V $t_{RISE}$ and $t_{FALL}(10\% \text{ to } 90\%) = 100\text{ ns}$ $R_L = 50\Omega$ Switch on or off $\overline{OE} = 0\text{ V}$	0		9.0	V
$t_{EN\_OVP}$	OVP enable time	$R_{PU} = 10\text{ k}\Omega$ to VCC ( $\overline{FLT}$ ) $C_L = 35\text{ pF}$ Refer to <a href="#">OVP Timing Diagram Figure</a>		0.6	3	$\mu\text{s}$
$t_{REC\_OVP}$	OVP recovery time	$R_{PU} = 10\text{ k}\Omega$ to VCC ( $\overline{FLT}$ ) $C_L = 35\text{ pF}$ Refer to <a href="#">OVP Timing Diagram Figure</a>		1.5	5	$\mu\text{s}$

## 6.6 Dynamic Characteristics

 $T_A = -40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$ ,  $V_{CC} = 2.3\text{ V}$  to  $5.5\text{ V}$ ,  $\text{GND} = 0\text{ V}$ , Typical values are at  $V_{CC} = 3.3\text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ , (unless otherwise noted)


PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
$C_{\text{OFF}}$	COM1, COM2 off capacitance	$V_{\text{COM}1/2} = 0$ or $3.3\text{ V}$ , $\overline{\text{OE}} = V_{\text{CC}}$ $f = \text{TBD MHz}$	Switch OFF	1.2	TBD	6.2	pF
	NC1, NO1, NC2, NO2 off capacitance	$V_{\text{COM}1/2} = 0$ or $3.3\text{ V}$ , $\overline{\text{OE}} = V_{\text{CC}}$ or $\overline{\text{OE}} = 0\text{ V}$ with SEL1, SEL2 (switch not selected) $f = \text{TBD MHz}$	Switch OFF or not selected	1.2	TBD	6.2	pF
$C_{\text{ON}}$	IO pins ON capacitance	$V_{\text{COM}1/2} = 0$ or $3.3\text{ V}$ , $f = \text{TBD MHz}$	Switch ON	1.4	TBD	6.2	pF
$Q_{\text{ISO}}$	Differential off isolation	$R_L = 50\ \Omega$ $C_L = 5\text{ pF}$ $f = 100\text{ kHz}$ Refer to <a href="#">Off Isolation Figure</a>	Switch OFF		TBD		dB
		$R_L = 50\ \Omega$ $C_L = 5\text{ pF}$ $f = \text{TBD MHz}$ Refer to <a href="#">Off Isolation Figure</a>	Switch OFF		TBD		dB
$X_{\text{TALK}}$	Channel to Channel crosstalk	$R_L = 50\ \Omega$ $C_L = 5\text{ pF}$ $f = 100\text{ kHz}$ Refer to <a href="#">Crosstalk Figure</a>	Switch ON		TBD		dB
BW	Bandwidth	$R_L = 50\ \Omega$ ; Refer to <a href="#">BW and Insertion Loss Figure</a>	Switch ON		1.2		GHz
$I_{\text{LOSS}}$	Insertion loss	$R_L = 50\ \Omega$ $f = \text{TBD MHz}$ ; Refer to <a href="#">BW and Insertion Loss Figure</a>	Switch ON		TBD		dB

## 6.7 Timing Requirements

 $T_A = -40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$ ,  $V_{CC} = 2.3\text{ V}$  to  $5.5\text{ V}$ ,  $\text{GND} = 0\text{ V}$ , Typical values are at  $V_{CC} = 3.3\text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ , (unless otherwise noted)


PARAMETER		TEST CONDITIONS		MIN	NOM	MAX	UNIT
$t_{\text{switch}}$	Switching time between channels (SEL1, SEL2 to output)	$V_{\text{COM}1/2} = V_{\text{CC}}$ Refer to <a href="#">Tswitch Timing Figure</a>	$R_L = 50\ \Omega$ , $C_L = 5\text{ pF}$ , $V_{\text{CC}} = 2.3\text{ V}$ to $5.5\text{ V}$		0.9	TBD	$\mu\text{s}$
$t_{\text{on}}$	Device turn on time ( $\overline{\text{OE}}$ to output)	$V_{\text{COM}1/2} = V_{\text{CC}}$ Refer to <a href="#">Ton and Toff Figure</a>			200	TBD	$\mu\text{s}$
$t_{\text{off}}$	Device turn off time ( $\overline{\text{OE}}$ to output)	$V_{\text{COM}1/2} = V_{\text{CC}}$ Refer to <a href="#">Ton and Toff Figure</a>			1	TBD	$\mu\text{s}$
$t_{\text{SK(P)}}$	Skew of opposite transitions of same output (between COM1 and COM2)	$V_{\text{COM}1/2} = V_{\text{CC}}$ Refer to <a href="#">Tsk Figure</a>	$R_L = 50\ \Omega$ , $C_L = 1\text{ pF}$ , $V_{\text{CC}} = 2.3\text{ V}$ to $5.5\text{ V}$		9	TBD	ps
$t_{\text{pd}}$	Propagation delay	$V_{\text{COM}1/2} = V_{\text{CC}}$ Refer to <a href="#">Tpd Figure</a>	$R_L = 50\ \Omega$ , $C_L = 5\text{ pF}$ , $V_{\text{CC}} = 2.3\text{ V}$ to $5.5\text{ V}$		200	TBD	ps

## 7 Parameter Measurement Information




Channel ON,  $R_{ON} = V/I_{SINK}$



**Figure 1. ON-State Resistance ( $R_{ON}$ )**



**Figure 2. Off Leakage**




**Figure 3. On Leakage**



- (1) All input pulses are supplied by generators having the following characteristics:  $PRR \leq 10 \text{ MHz}$ ,  $Z_O = 50 \Omega$ ,  $t_r < 500 \text{ ps}$ ,  $t_f < 500 \text{ ps}$ .
- (2)  $C_L$  includes probe and jig capacitance.

**Figure 4.  $t_{SWITCH}$  Timing**

Parameter Measurement Information (continued)



- (1) All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z<sub>O</sub> = 50 Ω, t<sub>r</sub> < 500 ps, t<sub>f</sub> < 500 ps.
- (2) C<sub>L</sub> includes probe and jig capacitance.

Figure 5. t<sub>ON</sub>, t<sub>OFF</sub> for  $\overline{OE}$




Figure 6. Off Isolation




Figure 7. Cross Talk

ADVANCE INFORMATION

Parameter Measurement Information (continued)




Figure 8. BW and Insertion Loss





Figure 9.  $t_{EN\_OVP}$  and  $t_{DIS\_OVP}$  Timing Diagram




- (1) All input pulses are supplied by generators having the following characteristics:  $PRR \leq 10$  MHz,  $Z_O = 50 \Omega$ ,  $t_r < 500$  ps,  $t_f < 500$  ps.
- (2)  $C_L$  includes probe and jig capacitance.

Figure 10.  $t_{PD}$

ADVANCE INFORMATION

**Parameter Measurement Information (continued)**



- (1) All input pulses are supplied by generators having the following characteristics:  $PRR \leq 10 \text{ MHz}$ ,  $Z_O = 50 \Omega$ ,  $t_r < 500 \text{ ps}$ ,  $t_f < 500 \text{ ps}$ .
- (2)  $C_L$  includes probe and jig capacitance.

**Figure 11.  $t_{SK}$**


## 8 Detailed Description

### 8.1 Overview

The TMUX1072 is a highspeed, 2-channel 2:1 analog switch with overvoltage protection. The device is bidirectional and can be used as a dual 2:1 or 1:2 switch but OVP only applies to the COM pins. The device also contains a fault detection pin which can signal to the system of either an overvoltage or overtemperature event.

The device maintains excellent signal integrity through the optimization of both  $R_{ON}$  and BW while protecting the system with 0 V to 20 V OVP protection. The OVP implementation is designed to protect sensitive system components behind the switch that cannot survive a fault conditions.

### 8.2 Functional Block Diagram



### 8.3 Feature Description

#### 8.3.1 Powered-off Protection

When the TMUX1072 is powered off the I/Os of the device remain in a high-Z state. The crosstalk, off-isolation, and leakage remain within the [Electrical Specifications](#)

This prevents errant voltages from reaching the rest of the system and maintains isolation when the system is powering up.

#### 8.3.2 Overvoltage Detection

When a voltage on the COM pin exceeds the  $V_{OVP\_TH}$ , the open drain output FLT pin pulls the pin low to indicate an overvoltage event has been detected. The open drain output will release the FLT pin when the voltage on the COM pin returns below the  $V_{OVP\_TH}$ .

#### 8.3.3 Overtemperature Detection

When the junction temperature of the device exceeds the overtemperature detection threshold  $T_{OTD\_TH}$ , the open drain output FLT pin pulls the pin low to indicate an overtemperature event has been detected. The open drain output releases the FLT pin when the junction temperature returns below the  $T_{OTD\_TH}$ .

#### 8.3.4 Overvoltage Protection

The OVP of the TMUX1072 is designed to protect the system from overvoltage conditions up to 20 V on the COM1 and COM2 pins. [Figure 12](#) depicts an event where up to 20 V could appear on COM1 and COM2 that could pass through the device and damage components behind the device.




Figure 12. Existing Solution Being Damaged by a Short, 20 V

The TMUX1072 opens the switches and protect the rest of the system by blocking the 20 V as depicted in [Figure 13](#).

Feature Description (continued)




Figure 13. Protecting During a 20-V Short

Figure 14 is a waveform showing the voltage on the pins during an overvoltage scenario.




Figure 14. Overvoltage Protection Waveform, 20 V

8.4 Device Functional Modes

8.4.1 Pin Functions

Table 1. Function Table

$\overline{OE}$	SEL1	SEL2	COM1 Connection	COM2 Connection
H	X	X	High-Z	High-Z
L	L	L	COM1 to NC1	COM2 to NC2
L	L	H	COM1 to NC1	COM2 to NO2
L	H	L	COM1 to NO1	COM2 to NC2
L	H	H	COM1 to NO1	COM2 to NO2

## 9 Application and Implementation

### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 9.1 Application Information

There are many applications in which processors and microcontrollers have a limited number of I/Os. This IC can effectively expand the limited number of I/Os by switching between multiple signal paths in order to interface them to a single processor or microcontroller. The device can also be used to connect a single microcontroller to two signal paths. With independent control of the two switches using SEL1 and SEL2, TMUX1072 can be used to cross switch single ended signals.

### 9.2 Typical Application

The TMUX1072 is used to switch signals between the high speed signal paths that may be exposed to a connector or near a bus which could experience an overvoltage condition. The TMUX1072 has internal pull-down resistors on SEL1, SEL2, and OE. The pull-down on SEL1 and SEL2 pins ensure the NC1/NC2 channel is selected by default. The pull-down on OE enables the switch when power is applied.




Figure 15. Typical TMUX1072 Application

#### 9.2.1 Design Requirements

The TMUX1072 has internal pulldown resistors on SEL1, SEL2, and  $\overline{\text{OE}}$ , so no external resistors are required on the logic pins. The internal pull-down resistor on SEL1 and SEL2 pins ensures the NC1 and NC2 channels are selected by default. The internal pull-down resistor on  $\overline{\text{OE}}$  enables the switch when power is applied to VCC.

#### 9.2.2 Detailed Design Procedure

The TMUX1072 can be properly operated without any external components. However, TI recommends that unused pins must be connected to ground through a 50-Ω resistor to prevent signal reflections back into the device. TI does recommend a 100-nF bypass capacitor placed close to TMUX1072 VCC pin.

## 10 Power Supply Recommendations


Power to the device is supplied through the VCC pin. TI recommends placing a 100-nF bypass capacitor as close to the supply pin VCC as possible to help smooth out lower frequency noise to provide better load regulation across the frequency spectrum.

## 11 Layout

### 11.1 Layout Guidelines

1. Place supply bypass capacitors as close to VCC pin as possible and avoid placing the bypass caps near the signal traces.
2. The high-speed traces should always be of equal length and must be no more than 4 inches; otherwise, the eye diagram performance may be degraded.
3. Route the high-speed signals using a minimum of vias and corners which will reduce signal reflections and impedance changes. When a via must be used, increase the clearance size around it to minimize its capacitance. Each via introduces discontinuities in the transmission line of the signal and increases the chance of picking up interference from the other layers of the board. Be careful when designing test points on twisted pair lines; through-hole pins are not recommended.
4. When it becomes necessary to turn 90°, use two 45° turns or an arc instead of making a single 90° turn. This reduces reflections on the signal traces by minimizing impedance discontinuities.
5. Do not route signal traces under or near crystals, oscillators, clock signal generators, switching regulators, mounting holes, magnetic devices, or IC's that use or duplicate clock signals.
6. Avoid stubs on the high-speed signals because they cause signal reflections.
7. Route all high-speed signal traces over continuous planes (VCC or GND), with no interruptions.
8. Avoid crossing over anti-etch, commonly found with plane splits.
9. For high frequency systems, a printed circuit board with at least four layers is recommended: two signal layers separated by a ground layer and a power layer. The majority of signal traces should run on a single layer, preferably Signal 1. Immediately next to this layer should be the GND plane, which is solid with no cuts. Avoid running signal traces across a split in the ground or power plane. When running across split planes is unavoidable, sufficient decoupling must be used. Minimizing the number of signal vias reduces EMI by reducing inductance at high frequencies. For more information on layout guidelines, see High Speed Layout Guidelines (SCAA082)

## 11.2 Layout Example



**Figure 16. Layout Example**

**ADVANCE INFORMATION**

## 12 Device and Documentation Support

### 12.1 Documentation Support

#### 12.1.1 Related Documentation

For related documentation see the following:

- [High-Speed Layout Guidelines Application Report](#)
- [High-Speed Interface Layout Guidelines](#)

### 12.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

### 12.3 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

**TI E2E™ Online Community** *TI's Engineer-to-Engineer (E2E) Community*. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

### 12.4 Trademarks

E2E is a trademark of Texas Instruments.

### 12.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

### 12.6 Glossary

**SLYZ022** — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

## 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

**PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
PTMUX1072DGSR	ACTIVE	VSSOP	DGS	10	2500	TBD	Call TI	Call TI	-40 to 125		<a href="#">Samples</a>
PTMUX1072RUTR	ACTIVE	UQFN	RUT	12	3000	TBD	Call TI	Call TI	-40 to 125		<a href="#">Samples</a>
TMUX1072DGSR	PREVIEW	VSSOP	DGS	10	2500	TBD	Call TI	Call TI	-40 to 125		
TMUX1072RUTR	PREVIEW	UQFN	RUT	12	3000	TBD	Call TI	Call TI	-40 to 125		

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.



(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.


**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

**TAPE AND REEL INFORMATION**

**QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TMUX1072DGSR	VSSOP	DGS	10	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1


**TAPE AND REEL BOX DIMENSIONS**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TMUX1072DGSR	VSSOP	DGS	10	2500	364.0	364.0	27.0

DGS (S-PDSO-G10)


PLASTIC SMALL-OUTLINE PACKAGE



- NOTES:
- A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. Body dimensions do not include mold flash or protrusion.
  - D. Falls within JEDEC MO-187 variation BA.

DGS (S-PDSO-G10)

PLASTIC SMALL OUTLINE PACKAGE



- NOTES:
- A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. Publication IPC-7351 is recommended for alternate designs.
  - D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
  - E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



## IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (<http://www.ti.com/sc/docs/stdterms.htm>) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.