

Sample &

Buy





SLLSEN7A-OCTOBER 2015-REVISED DECEMBER 2015

TMDS171/I 3.4 Gbps TMDS RETIMER

Technical

Documents

Features 1

- HDMI Input Port to Output Port with CDR Supporting up to 3.4 Gbps Data Rates
- Compatible with HDMI1.4b Electrical Parameters.
- Support for 4k2k30p and up to WUXGA 12-bit Color Depth or 1080p with Higher Refresh Rates™
- Retimes Input Stream to Compensate for Random Jitter
- Adaptive Receiver Equalizer or Programmable Fixed Equalizer
- I²C and Pin Strap Programmable
- Inter-Pair Skew Compensation of 5+ Bits
- Link Debug Tools Including Eye Diagram After RX Equalizer
- Single Ended Mode ARC Support
- 48-pin 7mm x 7mm 0.5 mm Pitch VQFN Package
- Extended Commercial Temperature Support 0°C – 85°C (TMDS171)
- Industrial Temperature Support -40°C 85°C (TMDS171I)

2 Applications

- Digital TV •
- **Digital Projector**
- Audio/Video Equipment
- Blu-Ray DVD
- Monitors
- Desktops/ All-in-Ones
- Active Cables

Simplified Schematic





3 Description

Tools &

Software

The TMDS171 is a digital video interface (DVI) or high-definition multimedia interface (HDMI) retimer. The TMDS171 supports four TMDS channels, Audio Return Channel (SPDIF_IN/ARC_OUT), Hot Plug Detect (HPD) and Digital Display Control (DDC) interfaces. The TMDS171 supports signaling rates up to 3.4 Gbps to allow for the highest resolutions of 4k2k30p 24 bits per pixel and up to WUXGA 12-bit color depth or 1080p with higher refresh rates. The TMDS171 automatically configures itself as a redriver at low data rate (< 1 Gbps) or as a re-timer above this data rate.

Support &

Community

20

The TMDS171 supports dual power supply rails of 1.2 V on VDD and 3.3 V on VCC for active power reduction. Several methods of power management are implemented to reduce overall power consumption. TMDS171 supports fixed EQ gain or adaptive EQ control by I²C or pin strap to compensate for different lengths input cable or board traces.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
TMDS171		7.00 mm v 7.00 mm
TMDS171I	(VQFN) 48 Pins	7.00 mm x 7.00 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.



Feature Description...... 20

Device Functional Modes...... 27

Application and Implementation 42

9.1 Application Information...... 42 9.2 Source Side Application 44 9.3 System Examples 49 10 Power Supply Recommendations 50 11 Layout...... 52 11.1 Layout Guidelines 52 11.2 Layout Example 53 Documentation Support 54

11.2 Community Resources...... 54

11.5 Glossary...... 54

Information 54

12 Mechanical, Packaging, and Orderable

Trademarks 54 Electrostatic Discharge Caution 54

www.ti.com

Table of Contents

8.3

8.4

8.5

11.1

11.3

11.4

9

1	Fea	tures	1
2	Арр	lications	1
3	Des	cription	1
4	Rev	ision History	2
5	Pin	Configuration and Functions	3
6	Spe	cifications	5
	6.1	Absolute Maximum Ratings	5
	6.2	ESD Ratings	5
	6.3	Recommended Operating Conditions	6
	6.4	Thermal Information	6
	6.5	Electrical Characteristics	7
	6.6	Switching Characteristics	
	6.7	Typical Characteristics	11
7	Para	ameter Measurement Information	11
8	Deta	ailed Description	19
	8.1	Overview	19
	8.2	Functional Block Diagram	20

4 Revision History

Changes from Original (October 2015) to Revision A			
•	Changed the device status From: Product Preview To: Production	1	



5 Pin Configuration and Functions



TMDS171, TMDS1711 SLLSEN7A -OCTOBER 2015-REVISED DECEMBER 2015

Texas NSTRUMENTS

www.ti.com

N_D0p/n 8,9 I Channel 0 Differential Input IN_CLKp/n 11,12 I Clock Differential Input MAIN LINK OUTPUT PINS (FAILAFE) O TMDS Data 2 Differential Output OUT_D2n/p 34,35 O TMDS Data 2 Differential Output OUT_D1n/p 31,32 O TMDS Data 2 Differential Output OUT_D2N/p 28,29 O TMDS Cock Differential Output OUT_CLKn/p 25,26 O TMDS Cock Differential Output HOT PLUG DETECT PINS HOT PLUG DETECT PINS HOT PLUG DETECT PINS HPD_SRC 4 O Hot Plug Detect Output for source side HPD_SRC 45 I SPDIF_IN ABC_OUT 44 O Audio return channel output SDA_SRC 47 VO Source Side TMDS Port Bidirectional DDC Data line SOL_SRC 46 I/O Sink Side TMDS Port Bidirectional DDC Clock line SOL_SRK 38 I/O Sink Side TMDS Port Bidirectional DDC Clock Line COFTAIL PINS ⁽²⁾ I Operation Enable/Reset Pin OE = 1: Power Down Mode				Pin Functions
NAME NO. Image: Constraint of the second of	F	PIN	VO ⁽¹⁾	DESCRIPTION
VDD 14.23, 24, 37, 48 P 1.2 V Power Supply GND 7, 19, 27, 41, 30 G Ground Themail Paid G Ground MAN Linkk NPUT PINS (FALAFE) I Channel 2 Differential Input IN, Dipin 2, 3 1 Channel 2 Differential Input IN, Dipin 8, 9 1 Channel 1 Differential Input MAN Linkk OUTPUT PINS (FALAFE) O ThOS Data 1 Differential Output OUT_Dorip 34, 36 0 ThOS Data 2 Differential Output OUT_Dorip 34, 36 0 ThOS Data 0 Differential Output OUT_Dorip 28, 29 0 ThOS Data 0 Differential Output OUT_CLK/P) 28, 29 0 ThOS Clock Differential Output OUT_CLK/NP 28, 29 0 ThOS Data 0 Differential Output OUT_CLK/NP 28, 29 0 ThOS Data 0 Differential Output SQL_RC 4 0 Audio return channel output MODI TCLK/NP 28, 26 1 SPDF Signal Input MAS 1 Hot Plug Detect Output to sou	NAME	NO.	10.0	
GND 7, 19, 27, 41, 30 G Ground Thermal Pad G Ground G MAL LINK INPUT RIS (FALL-PE) Fill Fill Ground G IN, Diph 5, 6 1 Channel 2 Differential Input G IN, Diph 5, 6 1 Channel 0 Differential Input G IN, Diph 5, 6 1 Channel 0 Differential Input G MAL LINK OUTPUT PRIS (FALLAPE) Clock Differential Input G G OUT_Drivp 34, 35 0 TMDS Data 1 Differential Output G OUT_Drivp 38, 22 0 TMDS Data 1 Differential Output G G OUT_Drivp 28, 28 0 TMDS Data 1 Differential Output G G OUT_Drivp 28, 28 0 TMDS Data 1 Differential Output G G G G OUT_Drivp 28, 28 0 TMDS Data 1 Differential Output G G G G G G G G G G G	VCC	13, 43	Р	3.3 V Power Supply
Thermail Paul G Ground MAIN LINK INPUT PINS (FAILAFE) I Channel 2 Differential Input IN, Diprin 5, 6 I Channel 2 Differential Input IN, Diprin 5, 6 I Channel 1 Differential Input IN, Diprin 5, 6 I Channel 0 Differential Input IN, Diprin 5, 6 I Channel 0 Differential Input MAIN LINK OUTPUT PINS (FAILAFE) OUT_Davinp 94, 35 O OUT_Donip 28, 29 O TMDS Data 2 Differential Output OUT_Donip 28, 29 O TMDS Data 1 Differential Output HOP EULG DETECT PINS HIPD_SRK 33 I Hot Plug Detect Output to source side HIPD_SNK 33 I Hot Plug Detect Input from sink side AUDIO RETURN HANNEL and DDC PINS SPDIF-IN 45 I SPDIF Signal Input ARC_OUT 44 O Audio return channel output Addia return dhannel output SIGL_SKC 47 I/O Source Side TMDS Port Bidirectional DDC Clock line SOL_SKK 38	VDD	14, 23, 24, 37, 48	Р	1.2 V Power Supply
MAIN LINK INPUT PINS (FAILAFE) Channel 1 Channel 2. Differential Input IN, Dighn 8, 9 1 Channel 1. Differential Input IN, Dighn 8, 9 1 Channel 1. Differential Input IN, Dighn 8, 9 1 Channel 1. Differential Input IN, Dighn 8, 9 1 Clock Differential Output OUT_Drivp 34, 35 0 TMDS Data 2. Differential Output OUT_Drivp 34, 35 0 TMDS Data 1. Differential Output OUT_Drivp 34, 35 0 TMDS Data 1. Differential Output OUT_Drivp 25, 26 0 TMDS Data 1. Differential Output OUT_Drivp 25, 26 0 TMDS Data 1. Differential Output OUT_Drivp 25, 26 0 TMDS Data 2. Differential Output OUT_Drivp 26, 28 0 TMDS Data 2. Differential Output OUT_Drivp 26, 26 0 TMDS Data 2. Differential Output OUT_Drivp 28, 29 0 TMDS Data 2. Differential Output OUT_Drivp 28, 28 0 TMDS Data 2. Differential Out	GND	7, 19, 27, 41, 30	G	Ground
INL D2ph 2,3 1 Channel 1 Differential Input INL D1ph 5,6 I Channel 1 Differential Input INL D4ph 5,6 I Channel 1 Differential Input INL CLKpin 11,12 I Clock Differential Input INL CLKpin 11,12 I Clock Differential Input INL D1PNN (FALLAFE) OUT_D2n/p 34,35 O TMDS Data 2 Differential Output OUT_D1Pn/p 31,32 O TMDS Clock Differential Output Output OUT_CLKn/p 25,26 O TMDS Clock Differential Output Output SOL_SNK 33 I Hor	Thermal Pad		G	Ground
IN_Dip/n 5, 6 I Channel 1 Differential Input IN_D0p/n 8, 9 I Channel 1 Differential Input IN_D0p/n 8, 9 I Channel 1 Differential Input MAIN LINK OUTPUT PINS (FAILAFE) Clock Differential Output Main Link Output OUT_D1/p 31, 32 O TMDS Data 2 Differential Output OUT_DL/p/p 28, 29 O TMDS Clock Differential Output MOT_LCLK/p 25, 28 O TMDS Clock Differential Output MOT_LCLK/p 25, 28 O TMDS Clock Differential Output MPD_SNC 4 O Hol Plug Detect Output to source side MPD_SNC 4 O Audio return channel output AUDIO RETURN CHANNEL and DDC PINS SprDF_IN 45 I SPDE_IN 45 I SPDF signal input AUCO.OUT 44 O Audio return channel output SDA_SNK, 38 I/O Source Side TMDS Port Bidirectional DDC Data line SDA_SNK 38 I/O Sink Side TMDS Port Bidirectional DDC Clock line	MAIN LINK INPUT PI	NS (FAILAFE)		
N. Ddp/n 8, 9 1 Channel 0 Differential Input IN, CLKp/n 11, 12 I Clock Differential Input MAIN LINK OUTUPT INS (FALLAFE) Clock Differential Output OutT_Dn/p OUT_Dn/p 34, 35 O TMDS Data 1 Differential Output OUT_Dn/p 31, 32 O TMDS Data 1 Differential Output OUT_DL/LKn/p 25, 26 O TMDS Data 1 Differential Output OUT_CLKn/p 25, 26 O TMDS Clock Differential Output MDT PLUG DETECT PINS HPD_SRC 4 O Hot Plug Detect Input from sink aide AUDIO RETURN CHANNEL and DDC PINS SPDIF_IN 45 1 SPDIF signal input SDL_SRC 46 I/O Source Side TMDS Port Bidirectional DDC Data line SDL_SRC 47 I/O Source Side TMDS Port Bidirectional DDC Clock line SDL_SNK 39 I/O Sink Side TMDS Port Bidirectional DDC Clock line COPE 42 1 OPeration Enable/Reset Pin OCE Ce : Power Down Mode OE = 1: Power Dow Mode Si	IN_D2p/n	2, 3	I	Channel 2 Differential Input
N_CLKph 11, 12 I Clock Differential Input MAN LINK OUTPUT PINS (FAILAFE) TMDS Data 2 Differential Output OUT_Drayp 34, 35 O TMDS Data 2 Differential Output OUT_Drayp 34, 35 O TMDS Data 2 Differential Output OUT_Drayp OUT_Drayp 28, 29 O TMDS Data 0 Differential Output OUT_Drayp OUT_CLKop 25, 26 O TMDS Clock Differential Output OUT_Drayp HDD_SKC 4 O Hot Plug Detect Input from sink side OUT_Drayp HPD_SKK 3 I Hot Plug Detect Input from sink side AUDIO RETURN CHANNEL and DDC PINS SPDIF signal input ARC_OUT 44 O SPDIE_IN 45 I SPDIF Signal input Source Side TMDS Port Bidirectional DDC Data line SOL_SRC 46 I/O Source Side TMDS Port Bidirectional DDC Clock line Sola_SNK SOL_SRC 46 I/O Sink Side TMDS Port Bidirectional DDC Clock line Sola_SNK SOL_SNK 38 I/O Sink Side TMDS Port Bidirectional DDC Clock line Sola_SNK <td>IN_D1p/n</td> <td>5, 6</td> <td>I</td> <td>Channel 1 Differential Input</td>	IN_D1p/n	5, 6	I	Channel 1 Differential Input
MAIN LINK OUTPUT PINS (FAILAFE) IMDS OUT_Din/p 34, 35 O TMDS Data 2 Differential Output OUT_Din/p 31, 32 O TMDS Data 1 Differential Output OUT_Din/p 28, 29 O TMDS Data 1 Differential Output OUT_CLKr/p 25, 26 O TMDS Clock Differential Output MOT PLUG DETECT PINS HPD_SIK 33 I HPD_SIK 33 I Hat Plug Detect output to source side HPD_SIK 33 I Hat Plug Detect num from sink side AUDIO RETURN CHANNEL and DOP PINS SPDIF signal input A5 I SPDIF_IN 45 I SPDIF signal input A65 SOB_SIK 39 I/O Source Side TMDS Port Bidirectional DDC Clock line SOL_SIK 39 I/O Sink Side TMDS Port Bidirectional DDC Clock Line CORTROL PINS ⁽⁷⁾ Operation Enable/Reset Pin OE 1 OE 42 I Operation Enable/Reset Pin OE SIG_EN 17 I Sigrad Detect Crout Enabled: When no valid clock device	IN_D0p/n	8, 9	I	Channel 0 Differential Input
OUT_D2n/p 34,35 O TMDS Data 2 Differential Output OUT_D1n/p 31,32 O TMDS Data 1 Differential Output OUT_D0n/p 28,29 O TMDS Data 1 Differential Output OUT_CLK/n/p 25,26 O TMDS Clock Differential Output HOT_PLUS DETECT PINS HPD_SRC 4 O Hot Plug Detect Output to source side HPD_SRC 3 I Hot Plug Detect Input from sink side AUDIO RETURN CHANNEL and DDC PINS SPDIF_IN 45 I SPDIF signal input SPDIF signal input ARC_OUT 44 O Audio return channel output OC Clock line SDA_SRK 47 I/O Source Side TMDS Port Bidrectional DDC Clock Line SDA_SRK SDA_SRK 39 I/O Sink Side TMDS Port Bidrectional DDC Clock Line CONTROL PINS ⁽⁷⁾ OE 42 I OFeration Enable/Reset Pin OE = H: Normal Operation Internal weak pull up. Resets device when transitions from H to L Signal detect Circuit enable SIG_EN 17 I Signal detect Circuit enable Signal detect Circuit enable SI	IN_CLKp/n	11, 12	I	Clock Differential Input
OUT_DIn/p 31, 32 O TMDS Data 1 Differential Output OUT_DON/p 28, 29 O TMDS Data 0 Differential Output MOT_LOLKn/p 25, 26 O TMDS Data 0 Differential Output MOT_LOLKn/p 25, 26 O TMDS Clock Differential Output MOT_LOLKn/p 25, 26 O TMDS Clock Differential Output MOT_LOLKn/p 25, 26 O TMDS Clock Differential Output MPD_SNK 33 1 Hot Plug Detect Output to source side MPD_SNK 33 1 Hot Plug Detect Output to source side SPDIF_IN 45 1 SPDIF signal input ARC_OUT 44 O Audio return channel output SDA_SRC 47 I/O Source Side TMDS Port Bidirectional DDC Data line SDA_SNK 39 I/O Sink Side TMDS Port Bidirectional DDC Clock line COL_SNK 38 I/O Sink Side TMDS Port Bidirectional DDC Clock line SOL_SNK 38 I/O Sink Side TMDS Port Bidirectional DDC Clock line SOL_SNK 38 I/O	MAIN LINK OUTPUT	PINS (FAILAFE)		
OUT_Don/p 28, 29 O TMDS Data 0 Differential Output OUT_CLKn/p 25, 26 O TMDS Clock Differential Output HOT PLUG DETECT PINS Impose Impose Impose HPD_SRC 4 O Hot Plug Detect Output to source side HPD_SRK 33 1 Hot Plug Detect Input from sink side AUDIO RETURN CHANNEL and DDC PINS SPDIF_IN 45 1 SPDIF signal input ARC_OUT 44 O Audio return channel output. SOLS SRC 47 U/O Source Side TMDS Port Bidirectional DDC Data line SOL_SRC 46 U/O Source Side TMDS Port Bidirectional DDC Clock Line SOLS SRC 646 U/O Source Side TMDS Port Bidirectional DDC Clock Line CONTROL PINS ⁽⁷⁾ 39 U/O Sink Side TMDS Port Bidirectional DDC Clock Line SOLS SRC 1 Ofer all Points Done Mode Col_SRK 38 U/O Sink Side TMDS Port Bidirectional DDC Clock Line SOLS SRC OF 1 Ofer all Points Done Mode Cloce Line and Source Side TMDS Point Bidirectional DDC Clock Line SOLS SNC SOL	OUT_D2n/p	34, 35	0	TMDS Data 2 Differential Output
OUT_CLKmip 25, 26 O TMDS Clock Differential Output HOT PLUG DETECT PINS	OUT_D1n/p	31, 32	0	TMDS Data 1 Differential Output
HOT PLUG DEFECT PINS 4 0 Hot Plug Detect Unput for source side HPD_SNK 33 1 Hot Plug Detect Input from sink side AUDIO RETURN CHANNEL and DDC PINS SPDIF_IN 45 1 SPDIF signal Input ARC_OUT 44 0 Audio return channel output SDA_SRC 47 1/0 Source Side TMDS Port Bidirectional DDC Data line SCL_SRC 46 1/0 Source Side TMDS Port Bidirectional DDC Clock line SDA_SNK, 39 1/0 Sink Side TMDS Port Bidirectional DDC Clock line CONTROL PINS ⁽⁷⁾ 0 Source Side TMDS Port Bidirectional DDC Clock Line CONTROL PINS ⁽⁷⁾ 0 Sink Side TMDS Port Bidirectional DDC Clock Line OE 42 1 Operation Enable/Reset Pin OE = 1: Prover Down Mode OE = 1: Noren Doen Inderention SIG_EN 17 1 Signal detect Circuit Disabled: Term resistors always connected (Default) SIG_EN = 1: Signal Detect Circuit Disabled: Term resistors always connected (Default) Mode. SIG_EN 17 1 Imeral weak pull down PRE_SEL 20 1 Neested Scortcl When 12C_EN/PIN = Low. PRE SEL = 1: 2 dB PRE SEL = 1: 2 d	OUT_D0n/p	28, 29	0	TMDS Data 0 Differential Output
HPD_SRC 4 O Hot Plug Detect Unput to source side HPD_SNK 33 I Hot Plug Detect Input from sink side AUDIO RETURN CHANNEL and DDC PINS SPDIF_IN 45 I SPDIF signal input ARC_OUT 44 O Audio return channel output SDA_SRC 47 I/O Source Side TMDS Port Bidirectional DDC Data line SCL_SRC 46 I/O Source Side TMDS Port Bidirectional DDC Clock line SDA_SNK, 39 I/O Sink Side TMDS Port Bidirectional DDC Clock Line CONTROL PINS ⁽²⁾ 0 Sink Side TMDS Port Bidirectional DDC Clock Line OE 42 I Operation Enable/Reset Pin OE = I: Power Down Mode OE = I: Power Down Mode OE = I: Power Down Mode OE = I: Normal Operation Internal weak pull up: Resets device when transitions from H to L Signal detect circuit enable SiG_EN = I: Signal Detect Circuit Enable/: When no valid clock device enters Standby Mode. SIG_EN 17 I Boe-emphasis Control when I2C_EN/PIN = Low. PRE_SEL PRE_SEL 20 I Here, SEL = I: - 2 dB I VMode I: Evel VMen 12C_EN/PIN = High; De-emphasis is controlled through I ² C When 12C_EN/PIN = High; De-emphasis Is controlled through I ² C I	OUT_CLKn/p	25, 26	0	TMDS Clock Differential Output
HPD_SNK 33 I Hot Plug Detect Input from sink side AUDIO RETURN CHANNEL and DDC PINS SPDIF_IN 45 I SPDIF signal input ARC_OUT 44 O Audio return channel output Source Side TMDS Port Bidirectional DDC Data line SDA_SRC 47 I/O Source Side TMDS Port Bidirectional DDC Clock line SDA_SNK, 39 I/O Sink Side TMDS Port Bidirectional DDC Clock Line SCL_SRC 46 I/O Source Side TMDS Port Bidirectional DDC Clock Line CONTROL PINS ⁽²⁾ 38 I/O Sink Side TMDS Port Bidirectional DDC Clock Line CONTROL PINS ⁽²⁾ 0 Sink Side TMDS Port Bidirectional DDC Clock Line OCE 42 I Operation Enable/Reset Pin OE 42 I Operation Enable/Reset Pin Internal weak pull up: Resets device when transitions from H to L Signal detector circuit enable SIG_EN 17 I Signal detector Circuit Disabled: Term resistors always connected (Default) SIG_EN 17 I Signal detector Circuit Enable/Ween no valid clock device enters Standby Mode Mode Internal weak pull down Internal weak pull down Internal weak pull down PRE_SEL 20 I BRE_SEL = L: Pred EQ 17.5 dB PRE_SEL = L: Pred EQ 17.5 dB <td>HOT PLUG DETECT</td> <td>PINS</td> <td></td> <td></td>	HOT PLUG DETECT	PINS		
AUDIO RETURN CHANNEL and DDC PINS SPDIF_IN 45 I SPDIF signal input ARC_OUT 44 O Audio return channel output SDA_SRC 47 I/O Source Side TMDS Port Bidirectional DDC Data line SDA_SRC 46 I/O Source Side TMDS Port Bidirectional DDC Clock line SDA_SNK, 39 I/O Sink Side TMDS Port Bidirectional DDC Clock Line CONTROL PINS ⁽²⁾ Operation Enable/Reset Pin OE = L: Power Down Mode OE = L: Power Down Mode OE = L: Normal Operation Operation Enable/Reset Pin OE = L: Power Down Mode OE = L: Signal Detect Circuit Disabled: Term resistors always connected (Default) SIG_EN = L: Signal Detect Circuit Enabled: When no valid clock device enters Standby Mode. SIG_EN 17 I Signal detector circuit Enabled: When no valid clock device enters Standby Mode. PRE_SEL 20 I I De-emphasis Control when I2C_EN/PIN = Low. PRE_SEL = L: 20 I I De-emphasis control when I2C_EN/PIN = Low. PRE_SEL = No Connect: 0 dB PRE_SEL = No Connect: 0 dB PRE_SEL = No Connect: Code I PRE_SEL = No Connect: Code I Input Receive Equalization pin strap when I2C_EN/PIN = Low EQ_SEL = No Connect: Code I EQ_SEL = I: Fixed EQ at 7.5 dB EQ_SEL/A0 21 I	HPD_SRC	4	0	Hot Plug Detect Output to source side
SPDIF_IN 45 I SPDIF signal input ARC_OUT 44 O Audio return channel output SDA_SRC 47 I/O Source Side TMDS Port Bidirectional DDC Data line SCL_SRC 46 I/O Source Side TMDS Port Bidirectional DDC Clock line SDA_SNK, 39 I/O Sink Side TMDS Port Bidirectional DDC Clock line SOL_SNK 38 I/O Sink Side TMDS Port Bidirectional DDC Clock Line CONTROL PINS ⁽²⁾ Operation Enable/Reset Pin OE = 1: Power Down Mode OE = 1: Signal Detect Circuit Enabled: Term resistors always connected (Default) SIG_EN SIG_EN 17 I Signal detector circuit enable SiG_EN = 1: Signal Detect Circuit Enabled: When no valid clock device enters Standby Mode. Internal weak pull down PRE_SEL 20 I Detectore Prover Down Phasis is controlled through I ² C SIG_EN = H: Reserved PRE_SEL = H: Reser	HPD_SNK	33	I	Hot Plug Detect Input from sink side
ARC_OUT 44 O Audio return channel output SDA_SRC 47 1/O Source Side TMDS Port Bidirectional DDC Data line SCL_SRC 46 1/O Source Side TMDS Port Bidirectional DDC Clock line SDA_SNK, 39 1/O Sink Side TMDS Port Bidirectional DDC Clock line SCL_SNK 38 1/O Sink Side TMDS Port Bidirectional DDC Clock Line CONTROL PINS ⁽²⁾ Operation Enable/Reset Pin Oce OE 42 1 Operation Enable/Reset Pin OE 42 1 Operation Enable/Reset Pin OE = +: Normal Operation Internal weak pull up: Resets device when transitions from H to L Signal detector circuit enable SIG_EN 17 I Signal detector circuit enable SIG_EN 17 I Signal Detect Circuit Enabled: Term resistors always connected (Default) SIG_EN = H: Signal Detect Circuit Enabled: When no valid clock device enters Standby Mode. PRE_SEL 20 1 De-emphasis Control when I2C_EN/PIN = Low. PRE_SEL = No Connect: 0 dB PRE_SEL = No Connect: 0 dB PRE_SEL = No Connect: 0 dB PRE_SEL = No Connect: 2 dB EQ_SEL = No Connect: 2 dB EQ_	AUDIO RETURN CHA	NNEL and DDC PINS	•	
SDA_SRC 47 I/O Source Side TMDS Port Bidirectional DDC Data line SCL_SRC 46 I/O Source Side TMDS Port Bidirectional DDC Clock line SDA_SNK, 39 I/O Sink Side TMDS Port Bidirectional DDC Clock Line SCL_SNK 38 I/O Sink Side TMDS Port Bidirectional DDC Clock Line CONTROL PINS ⁽⁷⁾ 0E 1/O Sink Side TMDS Port Bidirectional DDC Clock Line OC 42 I Operation Enable/Reset Pin OE = L: Power Down Mode OE = L: Normal Operation SIG_EN 17 I Signal detector circuit enable SIG_EN 17 I Signal detector circuit enable SIG_EN 17 I Signal detector circuit enable SIG_EN 17 I Signal Detect Circuit Enabled: When no valid clock device enters Standby Mode. Internal weak pull up: Resets device when transitions from H to L PRE_SEL 20 1 J Signal Detect Circuit Enabled: When no valid clock device enters Standby Mode. PRE_SEL 20 1 I Breach High: De-emphasis control when I2C_EN/PIN = Low. PRE_SEL = No Connect: 0 dB PRE_SEL = No Connect: 0 dB PRE_SEL = No Connect: C dB PRE_SEL = No Connect: C dB PRE_SEL = No Connect: C dB PRE_SEL = No Connect: Adaptive EQ EQ_SEL = No Connect: Ada	SPDIF_IN	45	I	SPDIF signal input
SCL_SRC 46 I/O Source Side TMDS Port Bidirectional DDC Clock line SDA_SNK, 39 I/O Sink Side TMDS Port Bidirectional DDC Clock Line SCL_SNK 38 I/O Sink Side TMDS Port Bidirectional DDC Clock Line CONTROL PINS ^[2] 0 Sink Side TMDS Port Bidirectional DDC Clock Line OE 42 I Operation Enable/Reset Pin OE = L: Power Down Mode OE = L: Power Down Mode OE = L: Power Down Mode SIG_EN 17 I Signal detector circuit enable SiG_EN = L: Signal Detect Circuit Disabled: Term resistors always connected (Default) SIG_EN = L: Signal Detect Circuit Enable/: When no valid clock device enters Standby Mode, Internal weak pull down PRE_SEL 20 I De-emphasis Control when I2C_EN/PIN = Low. PRE_SEL = No Connect: 0 dB PRE_SEL = No Connect: Adaptive EQ EQ_SEL = No Reserved When I2C_EN/PIN = High, De-emphasis is controlled through I ² C Input Receive Equalization pins trap when I2C_EN/PIN = Low EQ_SEL = L: Fixed te 14 dB When I2C_EN/PIN = High, Address Bit 1 Note: 3 level for pin strap programming but 2 level when I ² C address I2C_EN/PIN 10 I I2C_EN/PIN = High, Puts Device into I2C Control Mode I2C_EN/PIN = Low; Puts Device into I2C Control Mode I2C_EN/PIN = Low; Puts Device into I2C Control Mode I2C_EN/PIN = Low; Put Sevice into I2C Control Mode I2C_EN/PIN = Low; Put Sevice into I2C Control Mode I2C_EN/PIN	ARC_OUT	44	0	Audio return channel output
SDA_SNK, 39 I/O Sink Side TMDS Port Bidirectional DDC Data Line SCL_SNK 38 I/O Sink Side TMDS Port Bidirectional DDC Clock Line CONTROL PINS ⁽²⁾ • • Operation Enable/Reset Pin OC = L: Power Down Mode OC = H: Normal Operation Internal Weak pull up: Resets device when transitions from H to L Signal detector circuit enable Signal detector circuit enable Signal Detect Circuit Disabled: Term resistors always connected (Default) SiG_EN = L: Signal Detect Circuit Disabled: Term resistors always connected (Default) SiG_EN = L: Signal Detect Circuit Disabled: Term resistors always connected (Default) SIG_EN 17 I Signal detector circuit enable SIG_EN 17 I De-emphasis Control when I2C_EN/PIN = Low. PRE_SEL 20 I De-emphasis Control when I2C_EN/PIN = Low. PRE_SEL = L: -2 dB PRE_SEL = H: Reserved PRE_SEL = No Connect: 0 dB PRE_SEL = No Connect: 0 dB PRE_SEL = No Connect: 0 dB PRE_SEL = No Connect: 0 dB PRE_SEL = No Connect: 0 dB PRE_SEL = No Connect: 0 dB PRE_SEL = No Connect: 0 dB PRE_SEL = No Connect: 0 dB PRE_SEL = No Connect: 0 dB PRE_SEL = No Connect: 0 dB PRE_SEL = No Connect: 0 dB PRE_SEL = No Connect: 0 dB PRE_SEL = No Connect: 0 dB	SDA_SRC	47	I/O	Source Side TMDS Port Bidirectional DDC Data line
SC_SNK 38 I/O Sink Side TMDS Port Bidirectional DDC Clock Line CONTROL PINS ⁽²⁾ Operation Enable/Reset Pin Operation Enable/Reset Pin OE 42 I Operation Enable/Reset Pin OE 42 I Operation Enable/Reset Pin OE E :: Power Down Mode Operation Internal weak pull up: Resets device when transitions from H to L Sig_EN 17 I Signal detector circuit enable SiG_EN 17 I Signal detector circuit Enabled: When no valid clock device enters Standby Mode. PRE_SEL 20 I Signal Detect Circuit Enabled: When no valid clock device enters Standby Mode. PRE_SEL 20 I Signal Detect Circuit Enabled: When no valid clock device enters Standby Mode. PRE_SEL 20 I Signal Detect Circuit Enabled: When no valid clock device enters Standby Mode. PRE_SEL 20 I Signal Detect Circuit Enabled: When Not DETEX Signal Detext Direct Circuit Enabled: When Not DETEX PRE_SEL 20 I I Signal Detext Direct Circuit Enabled: When Not DETEX Signal Detext Direct Circuit Enabled: When Not DETEX EQ_SEL/A0 21 I I Signal Detext Direct Dis	SCL_SRC	46	I/O	Source Side TMDS Port Bidirectional DDC Clock line
CONTROL PINS ⁽²⁾ Operation Enable/Reset Pin OE = L: Power Down Mode OE = H: Normal Operation Internal Weak pull up: Resets device when transitions from H to L SIG_EN 17 I Signal detector circuit enable SIG_EN 17 I Signal detector circuit enable SIG_EN = L: Signal Detect Circuit Disabled: Term resistors always connected (Default) SIG_EN = L: Signal Detect Circuit Enabled: When no valid clock device enters Standby Mode. Internal weak pull down PRE_SEL 20 1 De-emphasis Control When I2C_EN/PIN = Low. PRE_SEL = No Connect: 0 dB PRE_SEL = L: Fixed EQ EQ_SEL/A0 21 I EQ_SEL = L: Fixed EQ Input Receive Equalization pin strap when I2C_EN/PIN = Low EQ_SEL = L: Fixed EQ EQ_SEL = No Connect: 0 dB PRE_SEL = L: Fixed EQ EQ_SEL/A0 21 I EQ_SEL = No Connect: 0 dB PRE_SEL = L: Fixed EQ INDU Receive Equalization pin strap when I2C_EN/PIN = Low EQ_SEL = H: Fixed at 14 dB When I2C_EN/PIN = High; Puts Device into I2C Control Mode I2C_EN/PIN = High; Puts Device into I2C Control Mode I2C_EN/PIN 10 I I2C_EN/PIN = High; Puts Device into I2C Control Mode I2C_EN/PIN = Low; Pin strap programming but 2 level when I ² C address SDA_CTL 16 I/O I ² C Clock Signal when I ² C_EN/PIN = High Note: When I2C_EN PIN	SDA_SNK,	39	I/O	Sink Side TMDS Port Bidirectional DDC Data Line
OE 42 I Operation Enable/Reset Pin OE = L: Power Down Mode OE = H: Normal Operation Internal weak pull up: Resets device when transitions from H to L SIG_EN 17 I Signal detector circuit enable SiG_EN = L: Signal Detect Circuit Disabled: Term resistors always connected (Default) SIG_EN = L: Signal Detect Circuit Enabled: When no valid clock device enters Standby Mode. PRE_SEL 20 I I De-emphasis Control when I2C_EN/PIN = Low. PRE_SEL = No Connect: 0 dB PRE_SEL = NO CONNECT: 0 dDC EQ_SEL = NO ENVINE = High Address Bit 1 Note: 3 ViPO 10 I I2C_EN/PIN = High; Puts Device into I2C Control Mode I2C_EN/PIN = Low; PUTS Device into PIN Strap Mode SCL_CTL 15 I/O I/C Clock Signal when I ² C_EN/PIN = High, Note: When I2C_EN = Low; Pin strapping takes priority and those functions c	SCL_SNK	38	I/O	Sink Side TMDS Port Bidirectional DDC Clock Line
OE 42 I OE = L: Power Down Mode OE = H: Normal Operation Internal weak pull up: Resets device when transitions from H to L SIG_EN 17 I Signal detector circuit enable SIG_EN = L: Signal Detect Circuit Disabled: Term resistors always connected (Default) SIG_EN = H: Signal Detect Circuit Disabled: When no valid clock device enters Standby Mode. Internal weak pull down PRE_SEL 20 I I 3-Level De-emphasis Control when I2C_EN/PIN = Low. PRE_SEL = L: - 2 dB PRE_SEL = H: Reserved When I2C_EN/PIN = High; De-emphasis is controlled through I ² C FQ_SEL/A0 21 I EQ_SEL/A0 21 I ID I IC_EN/PIN = High; De-emphasis is controlled through I ² C IVPN PRE_SEL 20 I ID Input Receive Equalization pin strap when I2C_EN/PIN = Low EQ_SEL = L: Fixed EQ_SEL = I: Fixed EQ_SEL = Size Connect: 0 dB PRE_SEL = L: Fixed EQ_SEL = NO Connect: Adaptive EQ EQ_SEL = NO Connect: Mathema Programming but 2 level when I ² C address I2C_EN/PIN 10 I I2C_EN/PIN = High; Puts Device into I2C Control Mode I2C_EN/PIN = Low; Puts Device into Pin Strap Mode SCL_CTL 16 I/O I ² C Clock Signal when I ² C_EN/PIN = High Note: When I2C_EN = Low; Pin strapping takes priority and those functions cannot be changed by I ² C	CONTROL PINS ⁽²⁾			
SIG_EN 17 I SiG_EN = L: Signal Detect Circuit Disabled: Term resistors always connected (Default) SIG_EN = H: Signal Detect Circuit Enabled: When no valid clock device enters Standby Mode. Internal weak pull down PRE_SEL 20 1 3-Level De-emphasis Control when I2C_EN/PIN = Low. PRE_SEL = L: -2 dB PRE_SEL = No Connect: 0 dB PRE_SEL = H: Reserved When I2C_EN/PIN = High; De-emphasis is controlled through I ² C EQ_SEL/A0 21 I Imput Receive Equalization pin strap when I2C_EN/PIN = Low EQ_SEL = H: Fixed EQ at 7.5 dB EQ_SEL = No Connect: Adaptive EQ EQ_SEL = H: Fixed EQ at 7.5 dB I2C_EN/PIN 10 I I2C_EN/PIN = High; Puts Device into I2C Control Mode I2C_EN/PIN = Low; Puts Device into I2C Control Mode SCL_CTL 15 I/O I ² C Clock Signal when I ² C_EN/PIN = High, Note: When I2C_EN/PIN = High, Note: When I2C_EN = Low; Pin strapping takes priority and those functions cannot be changed by I ² C	OE	42	I	OE = L: Power Down Mode OE = H: Normal Operation
PRE_SEL20I 3-LevelPRE_SEL = L: -2 dB PRE_SEL = No Connect: 0 dB PRE_SEL = No Connect: 0 dB PRE_SEL = H: Reserved When I2C_EN/PIN = High; De-emphasis is controlled through I²CEQ_SEL/A021IInput Receive Equalization pin strap when I2C_EN/PIN = Low EQ_SEL = L: Fixed EQ at 7.5 dB EQ_SEL = No Connect: Adaptive EQ EQ_SEL = H: Fixed at 14 dB When I2C_EN/PIN = High Address Bit 1 Note: 3 level for pin strap programming but 2 level when I²C addressI2C_EN/PIN10II2C_EN/PIN = High; Puts Device into I2C Control Mode I2C_EN/PIN = Low; Puts Device into Pin Strap ModeSCL_CTL15I/OI²C Clock Signal when I²C_EN/PIN = High. Note: When I2C_EN = Low; Pin strapping takes priority and those functions cannot be changed by I²CSDA_CTL16I/OI²C Data Signal when I²C_EN/PIN = High Note: When I2C_EN = Low; Pin strapping takes priority and those functions cannot be changed by I²C	SIG_EN	17	I	SIG_EN = L: Signal Detect Circuit Disabled: Term resistors always connected (Default) SIG_EN = H: Signal Detect Circuit Enabled: When no valid clock device enters Standby Mode.
EQ_SEL/A021IEQ_SEL = L: Fixed EQ at 7.5 dB EQ_SEL = No Connect: Adaptive EQ EQ_SEL = No Connect: Adaptive EQ EQ_SEL = H: Fixed at 14 dB When I2C_EN/PIN = High Address Bit 1 Note: 3 level for pin strap programming but 2 level when I²C addressI2C_EN/PIN10II2C_EN/PIN = High; Puts Device into I2C Control Mode I2C_EN/PIN = Low; Puts Device into Pin Strap ModeSCL_CTL15I/OI²C Clock Signal when I²C_EN/PIN = High. Note: When I2C_EN = Low; Pin strapping takes priority and those functions cannot be changed by I²CSDA_CTL16I/OI²C Data Signal when I²C_EN/PIN = High Note: When I2C_EN = Low; Pin strapping takes priority and those functions cannot be changed by I²C	PRE_SEL	20	•	De-emphasis Control when I2C_EN/PIN = Low. PRE_SEL = L: -2 dB PRE_SEL = No Connect: 0 dB PRE_SEL = H: Reserved
IZC_EN/PIN IU I IZC_EN/PIN = Low; Puts Device into Pin Strap Mode SCL_CTL 15 I/O I/C Clock Signal when I ² C_EN/PIN = High. Note: When I2C_EN = Low; Pin strapping takes priority and those functions cannot be changed by I ² C SDA_CTL 16 I/O I/2C Data Signal when I ² C_EN/PIN = High Note: When I2C_EN = Low; Pin strapping takes priority and those functions cannot be changed by I ² C	EQ_SEL/A0	21	I	EQ_SEL = L: Fixed EQ at 7.5 dB EQ_SEL = No Connect: Adaptive EQ EQ_SEL = H: Fixed at 14 dB When I2C_EN/PIN = High Address Bit 1
SCL_CTL 15 I/O Note: When I2C_EN = Low; Pin strapping takes priority and those functions cannot be changed by I ² C SDA_CTL 16 I/O I ² C Data Signal when I ² C_EN/PIN = High Note: When I2C_EN = Low; Pin strapping takes priority and those functions cannot be changed by I ² C	I2C_EN/PIN	10	I	
SDA_CTL 16 I/O Note: When I2C_EN = Low; Pin strapping takes priority and those functions cannot be changed by I ² C	SCL_CTL	15	I/O	Note: When I2C_EN = Low; Pin strapping takes priority and those functions cannot be
VSadj 22 Ι TMDS Output Voltage Swing Control; Nominal 7.06 kΩ Resistor to GND	SDA_CTL	16	I/O	Note: When I2C_EN = Low; Pin strapping takes priority and those functions cannot be
	VSadj	22	I	TMDS Output Voltage Swing Control; Nominal 7.06 kΩ Resistor to GND

(1) (1) G = Ground, I = Input, O = Output, P = Power (2) (H) Logic High (Pin strapped to VCC through 65 k Ω resistor); (L) Logic Low (Pin strapped to GND through 65 k Ω resistor); (Mid-Level = No connect)



Pin Functions (continued)

P	IN	I/O ⁽¹⁾	DESCRIPTION
NAME NO.		1/0(*/	DESCRIPTION
A1 27		I	High address bit 2 for I ² C programming Weak internal pull down. Note: When I2C_EN/PIN = Low for Pin Strapping Mode leave this pin as No connect
TX_TERM_CTL	36	l 3-Level	$\begin{array}{l} \mbox{Transmit Termination Control} \\ \mbox{TX_TERM_CTL} = \mbox{H: No transmit Termination} \\ \mbox{TX_TERM_CTL} = \mbox{L: 150 - 300 } \Omega \\ \mbox{TX_TERM_CTL} = \mbox{No connect: Automatically selects the termination impedance} \\ \mbox{2 Gbps > DR \leq 3.4 Gbps - 150 - 300 } \Omega \\ \mbox{differential near end termination} \\ \mbox{DR $<$ 2 Gbps - no termination} \\ \mbox{DR $<$ 2 Gbps - no termination} \\ \mbox{Note: If left floating; the device will be in Automatic Select Mode. DR stands for Data Rate} \\ \end{array}$
SWAP/POL	1	l 3-Level	Receive Polarity Swap and Receive Lane Swap control pin SWAP/POL = H: Receive Lanes Polarity Swap (Retimer Mode Only) SWAP/POL = L: Receive Lanes (Retimer and Redriver Mode) Swap SWAP/POL = No Connect, Normal Operation
NC	18, 40	-	No connect

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1)(2)(3)

		MIN	MAX	UNIT
Cumply Valtage Dense	VCC	-0.3	4	
Supply Voltage Range	VDD	-0.3	1.4	
	Main Link Input Differential Voltage (IN_Dx, IN_CLKx); I _{IN} = 15mA	V _{CC} - 0.75 V	V _{CC} + 0.3 V	
	TMDS Outpus (OUT_Dx)	-0.3	4	V
Voltage Range	HPD_SRC, Vsadj, SDA_CTL, SCL_CTL, OE, A1, PRE_SEL, EQ_SEL/A0, I2C_EN/PIN, SIG_EN, TX_TERM_CTL,	-0.3	4	
	HDP_SNK, SDA_SNK, SCL_SNK, SDA_SRC, SCL_SRC	-0.3	6	
Input Current I _{IN}	Main Link Input Differential Voltage (IN_Dx, IN_CLKx);		15	mA
Continuous power dissipation	n	See Therma	I Information	
Storage temperature, T _{stg}		-65	150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values, except differential voltages, are with respect to network ground terminal.

(3) Tested in accordance with JEDEC Standard 22, Test Method A114-B

6.2 ESD Ratings

			VALUE	UNIT
		Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2000	
V _(ESD)	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 $^{(2)}$	±500	V

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

TMDS171, TMDS1711

SLLSEN7A -OCTOBER 2015-REVISED DECEMBER 2015

Texas Instruments

www.ti.com

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

			MIN	NOM	MAX	UNIT
V _{CC}	Supply Voltage Nominal Value 3.3 V		3.135	3.3	3.465	V
V _{DD}	Supply Voltage Nominial Value 1.2 V		1.1	1.2	1.27	V
T _{STG}	Storage temperature		-65		150	°C
T _{CASE}	Case temperature				92.7	°C
-	Operating free-air temperature (TMD	S171)	0		85	°C
T _A	Operating free-air temperature (TMD	S171I)	-40		85	°C
MAIN LINK	DIFFERENTIAL PINS					
V _{ID(PP)}	Peak-to-peak input differential voltage	e	75		1560	mVpp
	Input Common Mode Voltage		VCC - 0.4		VCC + 0.1	V
d _R	Data rate		0.25		3.4	Gbps
R _(VSADJ)	TMDS compliant swing voltage bias r	resistor 1%		7.06		ΚΩ
DDC, I2C, I	IPD, AND CONTROL PINS				·	
V _{I(DC)}	DC Input Voltage	HDP_SNK, SDA_SNK, SCL_SNK, SDA_SRC, SCL_SRC	-0.3		5.5	V
(DC)		All other Local I ² C, and control pins	-0.3		3.6	V
	Low-level input voltage HPD			0.8	V	
V.	Low-level input voltage at DDC/I2C				0.3 x V _{CC}	V
V _{IL}	Low-level input voltage at PRE_SEL, SWAP/POL pins only ⁽¹⁾			0.3	V	
V _{IM}	Mid-Level input voltage at PRE_SEL, SWAP/POL pins only ⁽¹⁾	EQ_SEL/A0, TX_TERM_CTL,	1	1.2	1.4	V
V _{IM}	High-level input voltage at HPD		2			V
	High-level input voltage at I ² C and SI	DA_SRC, SCL_SRC	1.8		3.465 1.27 150 92.7 85 85 1560 VCC + 0.1 3.4 5.5 3.6 0.8 0.3 × V _{CC} 0.3	V
V _{IH}	High-level input voltage at SDA_SNK	, SCL_SNK	2.8			
MAIN LINK DIF VID(PP) VIC d _R R(VSADJ) DDC, 12C, HPD VI(DC) VIL VIL VIL VIH VOL VOH FSCL	High-level input voltage at PRE_SEL SWAP/POL pins only ⁽¹⁾	, EQ_SEL/A0, TX_TERM_CTL,	2.6			V
V _{OL}	Low-level output voltage				0.4	V
V _{OH}	High-level output voltage		2.4			V
f _{SCL}	SCL clock frequency fast I ² C mode for	or local I ² C control		400		kHz
C _{bus}	Total capacitive load for each bus line	e (DDC and local I ² C terminals)			400	pF
	DDC Data rate			100	400	kbps
. ,	High level input current		30		30	μA
	Low level input current		-25		25	μA
	Short circuit output current		-50		50	mA
I _{OZ}	High impedance output current				10	μΑ
	Pull up resistance on OE pin		150		250	ΚΩ

(1) These values are based upon a microcontroller driving the control pins. The pull up/down/floating resistor configuration will set control pins properly which will have a different value than shown due to internal biasing.

6.4 Thermal Information

		RGZ (QFN)	
	THERMAL METRIC ⁽¹⁾ Junction-to-ambient thermal resistance Junction-to-case (top) thermal resistance Junction-to-board thermal resistance Junction-to-top characterization parameter Junction-to-board characterization parameter Junction-to-case (hottom) thermal resistance	48 PINS	UNIT
$R_{ extsf{ heta}JA}$	Junction-to-ambient thermal resistance	31.1	
R _{0JC(top)}	Junction-to-case (top) thermal resistance	18.2	
$R_{\theta JB}$	Junction-to-board thermal resistance	8.1	°C 111
Ψ_{JT}	Junction-to-top characterization parameter	0.4	°C/W
Ψ _{JB}	Junction-to-board characterization parameter	8.1	
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	3.2	

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

6.5 Electrical Characteristics

The Maximum rating is simulated at 3.465 V V_{CC} and 1.27 V V_{DD} and at 85°C temperature. The Typical rating is simulated at 3.3 V_{CC} and 1.2 V V_{DD} and at 27°C temperature (unless otherwise noted)

	PARAMETER	TEST CONDI	TIONS	MIN	TYP	MAX	UNIT
Power Supply	,						
(D1) ⁽¹⁾⁽²⁾	Device power Dissipation (Retimer Operation)	OE = H, V _{CC} = 3.3 V / 3.465 V, V _L IN_Dx: VID_PP = 1200 mV, I2C_I			675	875	mW
P _(D2) ⁽¹⁾⁽²⁾	Device power Dissipation (Redriver Operation)	H, EQ_CTL= H, SDA_CTL/CLK_C 3.4 Gbps TMDS pattern, V _I = 3.3			400	600	mW
P _(SD1) ⁽¹⁾⁽²⁾	Device power in Standby	$\begin{array}{l} {\sf OE} = {\sf H}, {\sf V}_{\rm CC} = 3.3 \; {\sf V} / 3.465 \; {\sf V} \\ {\sf V}_{\rm DD} = 1.2 \; {\sf V} / 1.27 \; {\sf V} \; , \; {\sf HPD} = {\sf H}, \\ {\sf No} \; {\sf Valid} \; {\sf input} \; {\sf Signal} \end{array}$			50	100	mW
P _(SD2) ⁽¹⁾⁽²⁾	Device power in PowerDown	OE = L, V _{CC} = 3.3 V / 3.465 V V _{DD} = 1.2 V / 1.27 V			10	30	mW
I _{CC1} ⁽¹⁾⁽²⁾	V _{CC} Supply current (TMDS 3.4 Gpbs Retimer Mode)	OE = H, V _{CC} = 3.3 V / 3.465 V V _{DD} = 1.2 V / 1.27 V			80	140	mA
I _{DD1} ^{(1) (2)}	V _{DD} Supply current (TMDS 3.4 Gpbs Retimer Mode)	D. Dx: VID_PP = 1200 mV, 4 Gbps TMDS pattern I2C_EN/PIN = L, PRE_SEL = H, Q_CTL = H, SDA_CTL/CLK_CTL = 0 V, SLEW_CTL = H			286	325	mA
I _{CC2} ⁽¹⁾⁽²⁾	V _{CC} Supply current (TMDS 3.4 Gpbs Redriver Mode)	OE = H, V _{CC} = 3.3 V / 3.465 V V _{DD} = 1.2 V / 1.27 V			51		mA
I _{DD2} ⁽¹⁾⁽²⁾	V _{DD} Supply current (TMDS 3.4 Gpbs Redriver Mode)	IN_Dx: VID_PP = 1200 mV, 3.4 Gbps TMDS pattern I2C_EN/F EQ_CTL = H, SDA_CTL/CLK_CT			188		mA
		$OE = H, V_{CC} = 3.3 V / 3.465 V$	3.3V Rail ⁽¹⁾		6	15	
I _(SD1)	Standby current	$V_{DD} = 1.2 V / 1.27 V$ HPD = H: No valid signal on IN_CLK	1.2V Rail		40	50	mA
I _(SD2)	PowerDown current	OE = L, V _{CC} = 3.3 V / 3.465 V V _{DD} = 1.2 V / 1.27 V	3.3V Rail ⁽¹⁾		2 3.5	5 15	mA
TMDS Differer	atial Input		1.2 V I\dii		5.5	15	
	TMDS data lanes data rate			0.25		3.4	Gbps
D _(R_RX_DATA) D _(R_RX_CLK)	TMDS clock lanes clock rate			25		340	MHz
	Input clock duty circle			40%	50%	60%	IVII 12
RX_DUTY	Input clock jitter tolerance			4070	0070	0.3	Tbit
CLK_JIT	Input data jitter tolerance	Test the TTP2 See Figure 11				150	ps
DATA_JIT	Input intra-pair skew tolerance	Test at TTP2 when DR =1.6 Gbps	See Figure 11	112		100	ps ps
RX_INTRA	Input inter-pair skew tolerance	Test at TTT 2 when DK = 1.0 Obps		112		1.8	ns
E _{QH(D)}	Fixed EQ gain for data lane IN_D(0,1,2)n/p	EQ_SEL/A0=H; Fixed EQ gain, te	st at 3.4 Gbps		14	1.0	
E _{QL(D)}	Fixed EQ gain for data lane IN_D(0,1,2)n/p	EQ_SEL/A0=L; Fixed EQ gain, te	st at 3.4 Gbps		7.5		dB
E _{QZ(D)}	Adaptive EQ gain for data lane IN_D(0,1,2)n/p	EQ_SEL/A0=NC; adaptive EQ		2		14	
E _{Q(C)}	EQ gain for clock lane IN_CLKn/p	EQ_SEL/A0=H,LNC			0		
R _(INT)	Input differential termination impedance			90	100	115	Ω
TMDS Differer	ntial Output		Ш				
Veri	Single-ended high level output	PRE_SEL = NC; TX_TERM_CTL Mbps; VSadj = 7.06 kΩ	= H; OE = H; DR = 750	V _{CC} - 10mV		V _{CC} + 10mV	
V _{он}	voltage	PRE_SEL = NC; TX_TERM_CTL Gbps; VSadj = 7.06 kΩ	= H; OE = NC; DR = 2.97	V _{CC} - 200mV		V _{CC} + 10mV	V
V _{OL}	Single-ended low level output voltage No Pre-emphasis, Load is	PRE_SEL = NC; TX_TERM_CTL Mbps; VSadj = 7.06 kΩ	= H; OE = H; DR = 750	V _{CC} - 600mV		V _{CC} - 400mV	v
	50 Ω pull ups to 3.135 V and 3.465 V	PRE_SEL = NC; TX_TERM_CTL Gbps; VSadj = 7.06 kΩ	= H; OE = NC; DR = 2.97	V _{CC} - 700mV		V _{CC} - 400mV	

(1) I_{CC} is a direct result of the source design as the TMDS171 integrated receive termination resistor accounts for 85 mA to 100 mA. (2) 4. I_{DD} is impacted by ARC usage. Connecting a 500 K Ω resistor to GND at SPDIF reduces the value by more than 20 mA SLLSEN7A -OCTOBER 2015-REVISED DECEMBER 2015

www.ti.com

ISTRUMENTS

EXAS

Electrical Characteristics (continued)

The Maximum rating is simulated at 3.465 V V_{CC} and 1.27 V V_{DD} and at 85°C temperature. The Typical rating is simulated at 3.3 V_{CC} and 1.2 V V_{DD} and at 27°C temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _(SWING_DA)	Single-ended output voltage swing on data lane	$\label{eq:pre_set_entropy} \begin{split} PRE_SEL &= NC; TX_TERM_CTL = H/NC; OE = NC; \\ DR &= \le 3.4 \; Gbps; \; VSadj = 7.06 \; k\Omega \end{split}$	400	500	600	
V _(SWING_CLK)	Single-ended output voltage swing on clock lane	$\label{eq:pre_set} \begin{array}{l} PRE_SEL = NC; \ TX_TERM_CTL = H/NC; \ OE = NC; \\ DR = \le 3.4 \ Gbps; \ VSadj = 7.06 \ k\Omega \end{array}$	400	500	600	
ΔV _(SWING)	Change in single-end output voltage swing per 100 Ω $\Delta VSadj$			20		
$\Delta V_{OCM(SS)}$	Change in steady state output common mode voltage between logic levels		-5		5	mV
V _{OD(PP)}	Initial output differential voltage before steady state when pre- emphasis or de-emphasis is implemented	VSadj = 7.06 kΩ; PRE_SEL = NC, See Figure 8	800		1200	
V _{OD(SS)}	Steady state output differential voltage	VSadj = 7.06 kΩ; PRE_SEL = L, See Figure 9	600		1075	
I _{OS}	Short circuit current limit	Main link output shorted to GND			50	mA
I _{LEAK}	Failsafe condition leakage current	V_{CC} = 0 V; V_{DD} = 0 V; TMDS Outputs pulled to 3.3V through 50 Ω resistor			45	μA
R _(TERM)	Source Termination resistance		150		300	Ω
DDC and I2C		·]			1	
VIL	SCL/SDA_CTL, SCL/SDA_SRC low level input voltage				0.3xV _{CC}	
V _{IH}	SCL/SDA_CTL, SCL/SDA_SRC high level input voltage		0.7xV _{CC}		V _{CC} + 0.5	V
V _{OL}	SCL/SDA_CTL, SCL/SDA_SRC low level output voltage	$I_0 = 3 \text{ mA and } V_{CC} > 2 \text{ V}$ $I_0 = 3 \text{ mA and } V_{CC} < 2 \text{ V}$			0.4 0.2xV _{CC}	
HPD						
V _{IH}	High-level input voltage	HPD_SNK	2.1			
V _{IL}	Low-level input voltage	HPD_SNK			0.8	
V _{OH}	High-level output voltage	I _{OH} = -500 μA; HPD_SRC	2.4		3.6	V
V _{OL}	Low-level output voltage	I _{OL} = -500 μA; HPD_SRC	0		0.1	
ILEAK	Failsafe condition leakage current	$V_{CC} = 0 \text{ V}; \text{ V}_{DD} = 0 \text{ V}; \text{ HPD}_SNK = 5 \text{ V}$			40	
		Device powered; $V_{IH} = 5 V$; $I_{H(HPD)}$ includes $R_{pd(HPD)}$ resistor current			40	
I _{H(HPD)}	High level input current	Device powered; V _{IL} = 0.8 V; I _{H(HPD)} includes $R_{pd(HPD)}$ resistor current			30	μA
R _{pd(HPD)}	HPD input termination to GND;	V _{CC} < 0 V	150	190	220	kΩ
SPDIF and AR	c					
V _(EL)	Operating DC voltage for single mode ARC output	Test at ARC_OUT, see Figure 19	0		5	V
V _{IN(DC)}	Operating DC voltage for SPDIF input				0.05	V
V _(SP_SW)	Signal amplitude of SPDIF input		0.2	0.5	0.6	V
V _(EISWING)	Signal amplitude on the ARC output	Test at ARC_OUT, 75 Ω external termination resistor, see Figure 19	0.4	0.5	0.6	V
CLK _(ARC)	Signal frequency on ARC	Test at ARC_OUT, see Figure 19	3.687	5.645±0. 1%	13.517	MHz
Duty Cycle	Output Clock Duty cycle		45%	50%	55%	
Data Rate	SPDIF Input DR		7.373	11.29	27.034	Mbps
t _{EDGE}	The rise/fall time for ARC output	From 10% to 90% voltage level, see Figure 19			0.4	UI
R _(IN_SPDIF)	The Input Termination resistance for SPDIF			75		Ω
R _(EST)	Single mode Output Termination resistance	0.1 MHz to 128 times the maximum frame rate	36	55	75	Ω

6.6 Switching Characteristics

The Maximum rating is simulated at 3.465 V V_{CC} and 1.27 V V_{DD} and at 85°C temperature. The Typical rating is simulated at 3.3 V V_{CC} and 1.2 V V_{DD} and at 27°C temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
TMDS Red	iver Mode					
D _R	Data rate (Redriver mode)		250		3400	Mbps
t _{PLH}	Propagation delay time (low to high)		250		600	
PHL	Propagation delay time (high to low)		250		800	
t _{T1}	Transition time (rise and fall time); measured at 20% and 80% levels for Data Lanes.	TX_TERM_CTL=L; PRE_SEL=NC; Data Rate 3.4 Gbps; Clock 340 MHz	75			ps
t _{SK1(T)}	Intra-pair output skew	TX_TERM_CTL=NC; PRE_SEL=NC;			40	
t _{SK2(T)}	Inter-pair output skew	TX_TERM_CTL=NC; PRE_SEL=NC;			100	
t _{JITD1}	Total output data jitter	DR = 750 Mbps, PRE_SEL = NC,			0.2	
	Total output clock jitter	EQ_SEL/A0 = NC. See Figure 5 at			0.25	Tbit
TMDS Reti	. ,	1113				
D _R	Data rate (retimer mod)		1.2		3.4	Gbps
d _(XVR)	Automatic redriver to Retimer Cross- Over	Measured with input signal applied from 0 to 200 mVpp	0.75	1.00	1.25	Gbps
f _{(CROSSOVE} R)	Crossover frequency hysteresis			250		MHz
PLL _(BW)	Data Retimer PLL bandwidth	Default loop bandwidth setting		0.4	1	MHz
t _{ACQ}	Input Clock Frequency Detection and Retimer Acquisition Time			180		μs
I _{JT1}	Input Clock Jitter Tolerance	Tested when data rate > 1.0 Gbps			0.3	Tbit
t _{T1}	Transition time (rise and fall time); measured at 20% and 80% levels for Data Lanes. TMDS		75			ps
t _{DCD} t _{SK_INTER}	OUT_CLK ± duty cycle	Default setting for internal inter-pair skew adjust, PRE_SEL = NC; TX_TERM_CTL = NC, DR \leq 3.4 Gbps; See Figure 6	40%	50%	60% 0.2	Tch
t _{sk_intra}	Intra-pair output skew	Default setting for internal intra-pair skew adjust, PRE_SEL = NC; TX_TERM_CTL = NC, DR \leq 3.4 Gbps; See Figure 6			0.15	Tbit
t _{JITC2}	Total output clock jitter	CLK Rate ≤ 340 MHz			0.25	Tbit
JITD2	Total output data jitter	DR ≤ 3.4 Gbps; See Figure 11			0.2	Tbit
HPD						
t _{PD(HPD)}	Propagation delay from HPD_SNK to HPD_SRC; rising edge and falling edge ⁽¹⁾	see Figure 13; not valid during switching time		40	120	ns
t _{T(HPD)}	HPD logical disconnected timeout	see Figure 14		2		ms
DDC and I2	C					
r	Rise time of both SDA and SCL signals	V _{CC} = 3.3 V			300	ns
t _f	Fall time of both SDA and SCL signals				300	115
t _{HIGH}	Pulse duration, SCL high		0.6			μs
tLOW	Pulse duration, SCL low		1.3			μo
t _{SU1}	Setup time, SDA to SCL		100			ns

(1) The Maximum rating is simulated at 3.465 V V_{CC} and 1.27 V V_{DD}

SLLSEN7A -OCTOBER 2015-REVISED DECEMBER 2015

www.ti.com

STRUMENTS

EXAS

Switching Characteristics (continued)

The Maximum rating is simulated at 3.465 V V_{CC} and 1.27 V V_{DD} and at 85°C temperature. The Typical rating is simulated at 3.3 V V_{CC} and 1.2 V V_{DD} and at 27°C temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{ST,STA}	Setup time, SCL to start condition		0.6			
t _{HD,STA}	Hold time, start condition to SCL		0.6			
t _{ST,STO}	Setup time, SCL to stop condition		0.6			μs
t _(BUF)	Bus free time between stop and start condition					
t _{PLH1}	Propagation delay time, low-to-high- level output	Source to Sink:100 kbps pattern;		360		
t _{PHL1}	Propagation delay time, high-to-low- level output	$C_{b(Sink)} = 400 \text{ pF}^{(2)}$; see Figure 17		230		
t _{PLH2}	Propagation delay time, low-to-high- level output	Sink to Source: 100 kbps pattern;		250		ns
t _{PHL2}	Propagation delay time, high-to-low- level output	$C_{b(Source)} = 100 \text{ pF}^{(2)}$; see Figure 18		200		

(2) Cb = total capacitance of one bus line in pF



6.7 Typical Characteristics



7 Parameter Measurement Information



Figure 4. TMDS Main Link Test Circuit

TEXAS INSTRUMENTS

www.ti.com



Figure 5. Input/Output Timing Measurements





Figure 7. HDMI/DVI TMDS Output Common Mode Measurement



TMDS171, TMDS171I SLLSEN7A-OCTOBER 2015-REVISED DECEMBER 2015





Parameter Measurement Information (continued)

- (1) The FR4 trace between TTP1 and TTP2 is designed to emulate 1-8" of FR4, connector and another 1-8" of FR4. Trace width 4 mils. 100 Ω differential impedance.
- (2) All Jitter is measured at a BER of 10⁻⁹
- (3) Residual jitter reflects the total jitter measured at TTP4 minus the jitter measured at TTP1
- (4) AVCC = 3.3 V
- (5) $R_T = 50 \Omega$
- (6) The input signal from parallel Bert does not have any pre-emphasis. Refer to *Recommended Operating Conditions*.

Figure 10. Jitter Measurement Circuit





TEXAS INSTRUMENTS

www.ti.com









Figure 13. HPD Timing Diagram No. 1



Figure 14. HPD Logic Disconnect Timeout













Figure 17. DDC Propagation Delay – Source to Sink



Figure 18. DDC Propagation Delay – Sink to Source

ED DECEMBER 2015 www.ti.com
Parameter Measurement Information (continued)



Figure 20. Rise/Fall Time of ARC



8 Detailed Description

8.1 Overview

The TMDS171 is a digital video interface (DVI) or high-definition multimedia interface (HDMI) retimer. The TMDS171 supports four TMDS channels, Audio Return Channel (SPDIF_IN/ARC_OUT), Hot Plug Detect, and a Digital Display Control (DDC) interfaces. The TMDS171 supports signaling rates up to 3.4 Gbps to allow for the highest resolutions of 4k2k30p 24 bits per pixel and up to WUXGA 12-bit color depth or 1080p with higher refresh rates. The TMDS171 can automatically configure itself as a re-driver at low data rate (< 1 Gbps) or as a re-timer above this data rate. For passing compliance and reducing system level design issues several features have been included such as TMDS output amplitude adjust using an external resistor on the VSADJ pin and source termination selection control. Device operation and configuration can be programmed by pin strapping or I²C. Four TMDS171s can be used on one I²C bus when I2C_EN enable and device address set by A0/A1.

To reduce active power the TMDS171 supports dual power supply rails of 1.2 V on V_{DD} and 3.3 V on V_{CC} . The TMDS171 supports several methods of power management. It can enter power down mode using three methods; (1) HPD is low; (2) Writing an 1 to register 09h[3]; or (3) de-asserting OE. If using OE, the device must be reprogrammed via I²C if it was originally programmed this way. The SIG_EN pin enables the signal detect circuit that provides an automatic power-management feature during normal operation. When no valid signal is present on the inputs the device enters Stand by mode. By disabling the detect circuit the receiver block is always on which is needed for certain HDMI CTS test. DDC link supports 100 Kbps data rate default and 400 kbps adjustable by software.

TMDS171 supports both fixed EQ gain control or adaptive equalization to compensate for different lengths of input cables or board traces. The EQ gain can be software adjusted by I²C control or selection between two fixed values or adaptive equalization by pin strapping EQ_SEL pin. Implementers can use the TX_TERM_CTL pin to change the transmitter termination impedance for better output performance when working in HDMI1.4b or leave it floating. When floating the TMDS171 in conjunction with the rate detect will automatically change its output termination to be compatible with HDMI1.4b requirements.

The TMDS171 supports single ended mode audio return channel. To assist in ease of implementation the TMDS171 supports receive lane swapping and receive polarity swap. When swapping the input lanes IN_CLK and IN_D2 swap and IN_D1 and IN_D0 swap with each other. Swap works in both retimer and redriver mode. Polarity swap will swap the receive pins n and p channel polarity in each lane and is only available during retimer mode. Both lane swap and polarity swap can be implemented at the same time in retimer mode using I²C control.

Two versions of the device are offered to support extended commercial temperature range 0°C to 85°C (TMDS171) or industrial operational temperature range from -40°C to 85°C (TMDS171I).



8.2 Functional Block Diagram



8.3 Feature Description

8.3.1 Reset Implementation

When OE is de-asserted, control signal inputs are ignored; the HDMI inputs and outputs are high impedance. It is critical to transition the OE from a low level to high after the V_{CC} supply has reached the minimum recommended operating voltage. This is achieved by a control signal to the OE input, or by an external capacitor connected between OE and GND. To insure the TMDS171 is properly reset, the OE pin must be de-asserted for at least 100 µs before being asserted. When OE is re-asserted the TMDS171 will have to be reprogrammed if it was programmed by I^2C and not pin strapping. When implementing the external capacitor, the size of the external capacitor depends on the power up ramp of the V_{CC} supply, where a slower ramp-up results in a larger value external capacitor. Refer to the latest reference schematic for TMDS171; consider approximately 200 nF capacitor as a reasonable first estimate for the size of the external capacitor. Both OE implementations are shown in Figure 21 and Figure 22.



Feature Description (continued)







Figure 22. OE Input from Active controller

8.3.2 Operation Timing

TMDS171 starts to operate after the OE signal is properly set after power up timing complete. See Figure 23, Figure 24, Table 1. If OE is held low until V_{DD} and V_{CC} become stable there is no rail sequence requirement.







Feature Description (continued)



HPD_SNK De-assert or Redriver mode

Figure 24. CDR Timing for TMDS171

	DESCRIPTION	MIN	TYP	MAX	UNIT
t _{d1}	V _{DD} Stable before V _{CC}	0		200	
t _{d2}	V_{DD} and V_{CC} stable before OE de-assertion	100			μs
t _{d3}	CDR active operation after retimer mode initiated			15	ms
td4	CDR turn off time after retimer mode de-assert			120	ns
V _{DD(ramp)}	V _{DD} supply ramp up requirements	0.2		100	ms
V _{CC(ramp)}	V _{CC} supply ramp up requirements	0.2		100	ms

Table 1. Power Up and Operation Timing Requirements

8.3.3 Swap and Polarity Working (Retimer Mode Only)

TMDS171 incorporates swap function which can set the input lanes in swap mode. The IN_D2 will route to the OUT_CLK position by swapping with IN_CLK. The IN_D1 swaps with IN_D0. The Swap function only changes the input pins. The EQ setup follows the new mapping, see Figure 25. This function can be used with the SWAP/POL pin 1 and control the register 0x09h bit 7 for SWAP enable. The Swap function works in both redriver and retimer mode. The TMDS171 can also swap the input polarity signals. When SWAP/POL is high the n and p pins on each lane will swap. Polarity swap only works when in retimer mode. When this function is enabled and the device is in automatic cross over mode between redriver and retimer modes, care must be taken to avoid losing polarity swap. When the data rate drops to the redriver level, the polarity swap is lost.

Table 2. SWAP Pin Mapping

Normal Op	SWAP = L or CSR 0x09h bit 7 is 1'b1
$IN_D2 \rightarrow OUT_D2$	$IN_D2 \rightarrow OUT_CLK$
$IN_D1 \rightarrow OUT_D1$	$IN_D1 \rightarrow OUT_D0$
$IN_D0 \rightarrow OUT_D0$	$IN_D0 \rightarrow OUT_D1$
$IN_CLK \rightarrow OUT_CLK$	$IN_CLK \rightarrow OUT_D2$





Figure 25. TMDS171 Swap Function

8.3.4 TMDS Inputs

Standard TMDS terminations are integrated on all TMDS inputs. External terminations are not required. Each input data channel contains an adaptive or fixed equalizer to compensate for Inter-Symbol Interference (ISI) due to cable, connector, and/or board trace losses. The voltage at the TMDS input pins must be limited under the absolute maximum ratings. TMDS input pins have incorporated failsafe circuits. An unused input channel can be externally biased to prevent output oscillation by connecting the N input pin to be grounded through a $1-k\Omega$ resistor and the other pin left open. The input pins can be polarity changed through local I²C register when in retimer mode.

8.3.5 TMDS Inputs Debug Tools

There are two methods for debugging a system to make sure the inputs to the TMDS171 are valid. A TMDS error checker is implemented to provide a rough Bit Error Rate per data lane. This allows the system implementer to determine how the link between the source and TMDS171 is performing on all three data lanes. See CSR BIT FIELD DEFINITIONS – RX PATTERN VERIFIER CONTROL/STATUS register.

If a high error count is evident the TMDS171 has a way to view the general receiver eye quality. A tool is available that uses the I²C link to down load the data that can be plotted for an eye diagram. This is available per data lane. This tool also provides a method to turn on an internal PRBS generator that will transmit a data signal on the data pins. A clock at the proper frequency is required on the IN_CLK pins to generated the expected output data rate.

8.3.6 Receiver Equalizer

The equalizer used to clean up inter-symbol interference (ISI) jitter/loss from the bandwidth-limited board traces or cables. TMDS171 supports fixed receiver equalizer and adaptive equalizer by setting the EQ_SEL/A0 pin or through I²C. When EQ_SEL/A0 is high, the EQ gain is fixed to 10 dB and when set low the EQ gain is set to 7.5 dB. TMDS171 operates in adaptive equalizer mode when EQ_SEL/A0 pin is left floating. The EQ gain will be automatically adjusted based on the data rate to compensate for trace or cable loss. Implementers can enable the various EQ settings through local I²C control.





Figure 26. Adaptive EQ Gain Curve

8.3.7 Input Signal Detect Block

When SIG_EN is enabled, the TMDS looks for a valid TMDS clock signal input. The terminations on the TMDS data lines are connected and the device is fully functional when a valid signal is detected. If no valid TMDS clock signal is detected, the device enters standby mode waiting for a valid signal at the clock input. The internal CDR is shut down and all of the TMDS outputs and IN_D[0:2] are in high-Z status. TMDS signal detect circuit can be set as enable by SIG_EN pin or through local I²C control but is default disabled. For HDMI compliance testing (TMDS termination-voltage test), the clock-detect feature should be in disable status, default configuration. Designers are recommended to activate this function in normal operation for power saving.

8.3.8 Audio Return Channel

The Audio Return Channel in TMDS171 enables a TV, via a single HDMI cable, to send audio data "upstream" to an A/V receiver or surround audio controller, increasing user flexibility and eliminating the need for any separate S/PDIF audio connection. The TMDS171 supports single mode audio return channel. Implementers can send the S/PDIF signal to SPDIF_IN. The signal from ARC_OUT is sent to HDMI connectors and is passed through the general HDMI cable to audio receiver. By I²C control, customer can disable ARC_OUT by register. Enabled by default after initialization.

8.3.9 Transmitter Impedance Control

Source termination is disabled at data rates < 2 Gbps. When the data rate is between 2 Gbps and 3.4 Gbps, the output signal may be better if the termination value around 150 Ω to 300 Ω depending upon system implementation. TMDS171 supports two different source termination impedances for ease of implementation. Pin 36, TX_TERM_CTL, offers a selection option to choose the output termination impedance value.

Control Pin 36	DESCRIPTION
TX_TERM_CTL = H	The transmit Termination is disabled
TX_TERM_CTL = L	The transmit Termination is set between 150 $\Omega \approx 300~\Omega$
TX_TERM_CTL = Z	 Automatic select the impedance 2 Gbps > DR < 3.4 Gbps - 150 - 300 Ω differential near end termination DR < 2 Gbps - no termination

Table 3	3 T	X Term	nination	Control
I abic .			mation	00111101



TMDS171, TMDS1711



8.3.10 TMDS Outputs

A 1% precision resistor, 7.06 k Ω , connected from VSADJ to ground is recommended to allow the differential output swing to comply with TMDS signal levels. The differential output driver provides a typical 10 mA current sink capability, which provides a typical 500 mV voltage drop across a 50 Ω termination resistor.



Figure 27. TMDS Driver and Termination Circuit

In Figure 27, if V_{CC} (TMDS171 supply) and AVCC (sink termination supply) are both powered, the TMDS output signals are high impedance when OE = high. Both supplies being active are the normal operating condition. Again refer to Figure 27, if V_{CC} is on and AVCC is off, the TMDS outputs source a typical 5 mA current through each termination resistor to ground. A total of 33 mW of power is consumed by the terminations independent of the OEB logical selection. When AVCC is powered on, normal operation (OE controls output impedance) is resumed. When the power source of the device is off and the power source to termination is on, the IO(off), output leakage current, specification ensures the leakage current is limited to 45 μ A or less. The PRE_SEL pin provides – 2 dB de-emphasis gain, allowing output signal pre-conditioning to offset interconnect losses from the TMDS171 outputs to a TMDS receiver. De-emphasis is recommended to be set at 0 dB while connecting to a receiver through short PCB route. The V_{OD} of the data lanes and clock lane can be adjusted through I²C. See Table 11 for detail. Figure 1 shows the different output voltages based on the different VSADJ settings.

8.3.11 Pre-Emphasis/De-Emphasis

The TMDS171 provides de-emphasis as a way to compensate for ISI loss between the TMDS171 outputs and a TMDS receiver. There are two methods to implement this function. When in pin strapping mode the PRE_SEL pin controls this function. The PRE_SEL pin provides - 2 dB or 0 dB de-emphasis, which allows the output signal pre-conditioning. De-emphasis is recommended to be set at 0-dB while connecting to a receiver through short PCB traces. When pulled to ground through a 65 k Ω resistor - 2 dB can be realized, see Figure 9. When using I²C, reg0Ch[1:0] is used to make these adjustments.

Copyright © 2015, Texas Instruments Incorporated



TMDS171, TMDS1711 SLLSEN7A – OCTOBER 2015 – REVISED DECEMBER 2015

www.ti.com

As there are times that true pre-emphasis may be the best solution there are two methods to accomplish this. If pin strapping is being used the best method is to reduce the VSADJ resistor value thus increasing the V_{OD} swing and then pulling the PRE_SEL pin to ground using a 65 k Ω resistor, see Figure 28. If using l²C there are two methods to accomplish this. The first is similar to pin strapping but reducing VSADJ resistor value and then implementing - 2 db de-emphasis through l²C, reg0Ch[1:0] = 01. The second method is to increase the VOD swing by setting reg0Ch[7:5] = 011 and reg0Ch[1:0] = 01 which will accomplish the same pre-emphasis value, see Figure 29. Note: De-emphasis is only implement able during retimer mode. In redriver mode this function is not available.



Figure 28. Pre-emphasis Using Pin Strapping



8.4 Device Functional Modes

8.4.1 Retimer Mode

Clock and Data Recovery Circuits (CDR) are used to track, sample and retime the equalized data bit streams. The CDRs are designed with loop bandwidth to minimize the amount of jitter transfer from the video source to the TMDS outputs. Input jitter within the CDR's PLL bandwidth, < 1 MHz, is transferred to the TMDS outputs. Higher frequency jitter above the CDR loop bandwidth is attenuated, providing a jitter cleaning function to reduce the amount of high frequency jitter from the video source. The retimer is automatically activated at pixel clock above approximately 100 MHz when jitter cleaning is needed for robust operation. The retimer operates at about 100 Mhz – 340 MHz pixel clock (1 – 3.4 Gbps). At pixel clock below about 100 MHz, the TMDS171 automatically bypasses the internal retimer, and operates as a redriver. When the video source changes resolution, the internal retimer starts the acquisition process to determine the input clock frequency and acquire lock to the new data bit streams. During the clock frequency detection period and the retimer acquisition period that last approximately 7 ms, the TMDS drivers can be kept active (default) or programmed to be disabled to avoid sending invalid clock or data to the downstream receiver. The TMDS171 can support retimer mode across the full data rate range of 250 Mbps - 3.4 Gbps by setting DEV_FUNC_MODE bits at reg0Ah[1:0], See Table 9. For compliance testing such as JTOL for 480 Mbps the PLL must be forced to lock.

8.4.2 Redriver Mode

The TMDS171 can function as a redriver which compensates for ISI channel loss. In this mode, power is reduced as the CDR and PLL are turned off. When in automatic mode, the TMDS171 is in redriver mode for data rates < 1.0 Gbps. By using I²C the device can be put in Redriver mode for the complete data range of 250 Mbps to 3.4 Gbps. This is done by writing a 00 to register 0Ah[1:0]. If the link has excessive random jitter then retimer mode is the best operating mode. If the link has excessive random jitter, the retimer mode is the best operating mode. When in redriver mode, the device compensates for ISI loss only. When in redriver mode compliance is not ensured as skew compensation and retiming functions are disabled. If a significant amount of random jitter is present, the system may not pass compliance at the connector.



Device Functional Modes (continued)

8.4.3 DDC Functional Description

The TMDS171 solves sink/source level issues by implementing a master/salve control mode for the DDC bus. When the TMDS171 detects the start condition on the DDC bus from the SDA_SRC/SCL_SRC, it transfers the data or clock signal to the SDA_SNK/SCL_SNK with little propagation delay. When SDA_SNK detects the feedback from the downstream device, the TMDS171 pulls up or pulls down the SDA_SRC bus and delivers the signal to the source.

The DDC link defaults to 100 kbps but can be set to various values including 400 kbps by setting the correct value to address 22h through the I^2C interface. The DDC lines are 5 V tolerant when the device is powered off. The HPD goes to high impedance when VCC is under low power conditions < 1.5 V.

NOTE

The TMDS171 utilizes clock stretching for DDC transactions. As there are sources and sinks that do not perform this function correctly as system may not work correctly as DDC transactions are incorrectly transmitted/recieved. To overcome this a snoop configuration can be implemented where the SDA/SCL from the source is connected directly to the SDA/SCL sink. The TMDS171 will need its SDA_SNK and SCL_SNK pins connected to this link.

8.4.4 Mode Selection Functional Description

Mode Selection Definition: reg0Ah[7] is the mode select register, see Table 9. This bit lets the receiver know where the device is located in a system for the purpose of centering the AEQ point. The TMDS171 is targeting sink or dock applications so the default value is 1 which centers the EQ at 12 dB to 13 dB, see Table 12. If the TMDS171 is in a source application the value should be changed to a 0 which centers the EQ at 6.5 dB to 7.5 dB.

8.5 Register Maps

8.5.1 Local I²C Overview

The TMDS171 local I²C interface is enabled when I2C_EN/PIN is high. The SCL_CTL and SDA_CTL terminals are used for I²C clock and I²C data respectively. The TMDS171 I²C interface conforms to the two-wire serial interface defined by the I²C Bus Specification, Version 2.1 (January 2000), and supports the fast mode transfer up to 400 kbps.

The device address byte is the first byte received following the START condition from the master device. The 7 bit device address for TMDS171 decides by the combination of EQ_SEL/A0 and A1. Table 4 clarifies the TMDS171 target address.

	TMDS171 I2C Device Address											
A1/A0	Bit 7 (MSB)	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0 (W/R)	HEX			
00	1	0	1	1	1	1	0	0/1	BC/BD			
01	1	0	1	1	1	0	1	0/1	BA/BB			
10	1	0	1	1	1	0	0	0/1	B8/B9			
11	1	0	1	1	0	1	1	0/1	B6/B7			

Table 4. TMDS171 I2C Device Address Description

The typical source application of the TMDS171 is as a retimer in a TV connecting the HDMI input connector and an internal HDMI receiver through flat cables. The register setup can adjust by source side. When TMDS171 used in sink side application, it received data from input connector and transmit to receiver. The local I²C is not 5 V tolerant and only support 3.3 V. Local I2C buses run at 400 kHz supporting fast-mode I²C operation.

The following procedure is followed to write to the TMDS171 I²C registers:

- 1. The master initiates a write operation by generating a start condition (S), followed by the TMDS171 7-bit address and a zero-value "W/R" bit to indicate a write cycle
- 2. The TMDS171 acknowledges the address cycle
- The master presents the sub-address (I²C register within TMDS171) to be written, consisting of one byte of data, MSB-first
- 4. The TMDS171 acknowledges the sub-address cycle
- 5. The master presents the first byte of data to be written to the l^2C register
- 6. The TMDS171 acknowledges the sub-address cycle
- 7. TMDS171 acknowledges the byte transfer
- 8. The master may continue presenting additional bytes of data to be written, with each byte transfer completing with an acknowledge from the TMDS171
- 9. The master terminates the write operation by generating a stop condition (P)

The following procedure is followed to read the TMDS171 I²C registers:

- 1. The master initiates a read operation by generating a start condition (S), followed by the TMDS171 7-bit address and a one-value "W/R" bit to indicate a read cycle
- 2. The TMDS171 acknowledges the address cycle
- 3. The TMDS171 transmit the contents of the memory registers MSB-first starting at register 00h.
- 4. The TMDS171 will wait for either an acknowledge (ACK) or a not-acknowledge (NACK) from the master after each byte transfer; the I²C master acknowledges reception of each data byte transfer
- 5. If an ACK is received, the TMDS171 transmits the next byte of data
- 6. The master terminates the read operation by generating a stop condition (P)

NOTE

Nno sub-addressing is included for the read procedure, and reads start at register offset 00h and continue byte by byte through the registers until the I²C master terminates the read operation.



Refer to Table 4 for TMDS171 local I²C register descriptions. Reads from reserved fields not described return zeros, and writes are ignored.

8.5.1.1 BIT Access Tag Conventions

A table of bit descriptions is typically included for each register description that indicates the bit field name, field description, and the field access tags. The field access tags are described in Table 5.

ACCESS TAG	NAME	DESCRIPTION					
R	Read	The field shall be read by software					
W	Write	The field shall be written by software					
S	Set	The field shall be set by a write of one. Writes of Zero to the field have no effect					
С	Clear	The field shall be cleared by a write of one. Writes of Zero to the field have no effect					
u	Update	Hardware may autonomously update this field					
NA	No Access	Not accessible or not applicable					

Table 5. Access Tags

8.5.2 CSR Bit Field Definitions, DEVICE_ID (offset: 00000000 ≈ 00000111) (reset:00h ≈ 07h)

Figure 30. CSR Bit Field Definitions, DEVICE_ID (00h \approx 07h)

7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	0
R	R	R	R	R	R	R	R

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset, S= Set, U = autonomously update

Table 6. CSR Bit Field Definitions, DEVICE_ID (00h \approx 07h)

Bit	Field	Туре	Reset	Description
7:0	DEVICE_ID	R	00h ≈ 07h	These fields return a string of ASCII characters "TMDS171" preceded by one space characters. TMDS171: $0x00 - 0x07 = \{-0x54"T", 0x40"M", 0x44"D", 0x53"S", 0x31"1", 0x37"7", 0x31"1", 0x20\},$

8.5.3 CSR Bit Field Definitions, REV _ID (offset: 00001000) (reset: 01h)

Figure 31. CSR Bit Field Definitions, REV _ID (08h)

7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	1
R	R	R	R	R	R	R	R

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset, S= Set, U = autonomously update

Table 7. CSR Bit Field Definitions, REV _ID (08h)

Bit	Field	Туре	Reset	Description
7:0	REV _ID	R	01h	This field identifies the device revision. 0000001– TMDS171 Revision 1



8.5.4 CSR BIT Field Definitions - Misc Control (offset: 00001001) (reset: 02h)

Figure 32. CSR Bit Field Definitions – Misc Control (09h)

7	6	5	4	3	2	1	0
0	0	0	0	0	0	1	0
R/W/U	R/W/U	R	R/W/U	R/W	R/W	R/W	R/W

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset, S= Set, U = autonomously update

Table 8. CSR Bit Field Definitions – Misc Control (09h)

Bit	Field	Туре	Reset	Description
7	Lane_SWAP	R/W/U	1'b0	This field Swaps the input lanes as per Figure 25. 0 Disable (default) No Lane Swap 1 enable: Swaps input lanes (Redriver and Retimer Mode) Note: field is loaded from SWAP/POL pin; Writes are ignored when I2C_EN/PIN = 0
6	LANE_POLARITY	R/W/U	1'b0	Swaps the input Data and Clock lanes polarity. 0 – Disabled: No polarity swap 1 – Swaps the input Data and Clock lane polarity (Retimer Mode Only) Note: field is loaded from SWAP/POL pin; Writes are ignored when I2C_EN/PIN = 0
5	Reserved	R	1'b0	Reserved
4	SIG_EN	R/W/U	1'b0	 This field enable the clock lane activity detect circuitry. 0 – Disable(Default) Clock detector circuit closed and receiver always works in normal operation. 1 – Enable, Clock detector circuit will make receiver automatic enter the standby state when no valid data detect. Note: field is loaded from SIG_EN pin; Writes are ignored when I2C_EN/PIN = 0
3	PD_EN	R/W	1'b0	0 – Normal working (default) 1 – Forced Power down by I ² C, Lowest Power state
2	HPD_AUTO_PWRDWN_DISABLE	R/W	1'b0	 0 – Automatically enters power down mode based on HPD_SNK (default) 1 – Will not automatically enter power down mode
1:0	I2C_DR_CTL	R/W	2'b10	I ² C data rate supported for configuring device. 00 – 5 Kbps 01 – 10 Kbps 10 – 100 Kbps(default) 11 – 400 Kbps

8.5.5 CSR BIT Field Definitions – Misc Control (offset: 00001010) (reset: B1h)

Figure 33. CSR Bit Field Definitions – Misc Control (0Ah)

7	6	5	4	3	2	1	0
1	0	1	1	0	0	0	1
R/W	R/W	R/W	R/W	R	W	R/W	R/W

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset, S= Set, U = autonomously update

Table 9. CSR Bit Field Definitions – Misc Control (0Ah)

Bit	Field	Туре	Reset	Description
7	Application Mode Selection	R/W	1'b1	See Mode Selection TMDS171 0 – Source 1 – Sink (Default)
6	HPDSNK_GATE_EN	R/W	1'b0	Swaps the input Data and Clock lanes polarity. The field set the HPD_SNK signal pass through to HPD_SRC or not and HPD_SRC whether held in the de-asserted state. 0 – HPD_SNK passed through to the HPD_SRC (default) 1 – HPD_SNK will not pass through to the HPD_SRC.
5	EQ_ADA_EN	R/W	1'b1	This field enable the equalizer functioning state; Writes are ignored when I2C_EN/PIN = 0 0 – Fixed EQ 1 – Adaptive EQ (default)
4	EQ_EN	R/W	1'b1	This field enable the Equalizer; Writes are ignored when I2C_EN/PIN = 0 0 EQ disable 1 – EQ enable (default)
3	Reserved	R	1'b0	Reserved
2	APPLY_RXTX_CHANGES	W	1'b0	Self-clearing write-only bit. Writing a 1 to this bit will apply new TX_TERM, HDMI_TWPST1, EQ_EN, EQ_ADA_EN, VSWING, Fixed EQ value settings to the clock and data lanes. Writes to the respective registers do not take immediate effect. This bit does not need to be written if I ² C configuration occurs while OE or HPD_SNK are low, I2C PD_EN=1 or there is no HDMI clock applied and SIG_EN is high.
1:0	DEV_FUNC_MODE.	R/W	2'b01	This field selects the Device Working Function Mode. 00 – Redriver Mode across full range 250 Mbps – 3.4 Gbps 01 - Automatic Redriver to Retimer Cross Over at 1.0 Gbps (default) 10 - Reserved 11 - Retimer Mode across full range 250 Mbps – 3.4 Gbps When changing crossover point, need to toggle PD_EN or toggle external HPD_SNK.



8.5.6 CSR BIT Field Definitions - Misc Control (offset: 00001011) (reset: 00h)

Figure 34. CSR Bit Field Definitions – Misc Control (0Bh)

7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	0
R	R	R	R/W/U	R/W/U	R/W	R	R

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset, S= Set, U = autonomously update

Table 10. CSR Bit Field Definitions – Misc Control (0Bh)

Bit	Field	Туре	Reset	Description
7:5	Reserved	R	2'b000	Reserved
4:3	TX_TERM_CTL	RWU	2'b00	Controls termination for HDMI TX; Writes are ignored when $I2C_EN/PIN = 0$ 00 - No termination 01 - 150 to 300 Ω 10 - Reserved. 11 - Reserved
2	DDC_DR_SEL	R/W	1'b0	Defines the DDC output speed for both DDC bridge and AUX- DDC Bridge. 0 = 100 kbps (default) 1 = 400 kbps
1:0	Reserved	R	2'b00	Reserved

8.5.7 CSR BIT Field Definitions – Misc Control (offset: 00001100) (reset: 00h)

Figure 35. CSR Bit Field Definitions – Misc Control (0Ch)

7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	0
R/W	R/W	R/W	R/W	R/W	R/W	R/W/U	R/W/U

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset, S= Set, U = autonomously update

Table 11. CSR Bit Field Definitions – Misc Control (0Ch)

Bit	Field	Туре	Reset	Description
7:5	VSWING_DATA	R/W	3'b000	Data Output Swing Control (Need Design input on what is available) 000 – Vsadj set (default) 001 – Increase by 7% 010 – Increase by 13% 011 – Increase by 18% 100 – Decrease by 30% 101 – Decrease by 22% 110 – Decrease by 15% 111 – Decrease by 7%
4:2	VSWING_CLK	R/W	13'b000	Clock Output Swing Control: Default is set by DR which means standard based swing values but this allows for the swing to be overridden by selecting one of the following values. 000 – Set by Data Rate 001 – Increase by 7% 010 – Increase by 13% 011 – Increase by 18% 100 – Decrease by 30% 101 – Decrease by 22% 110 – Decrease by 15% 111 – Decrease by 7%
1:0	HDMI_TWPST1[1:0]	R/W/U	2'b00	HDMI pre-emphasis FIR post-cursor-1 signed tap weight. 00 – No pre-emphasis 01 – 2 dB pre-emphasis. 10 – Reserved 11 – Reserved Note: Reflects value of PRE_SEL pin; Writes are ignored when I2C_EN/PIN = 0



8.5.8 CSR BIT Field Definitions – Equalization Control Register (offset: 00001101) (reset: 01h)

Figure 36. CSR BIT Field Definitions – Equalization Control Register (0Dh)

7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	1
R	R	R/W	R/W	R/W	R/W	R/W	R

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset, S= Set, U = autonomously update

Table 12. CSR BIT Field Definitions – Equalization Control Register (0Dh)

Bit	Field	Туре	Reset	Description
7:6	Reserved	R	2'b00	Reserved
5:3	Data Lane EQ	R/W	1'b000	Sets Fixed EQ Values 000 – 0 dB 001 – 4.5 dB 010 – 6.5 dB 011 – 8.5 dB 100 – 10.5 dB 101 – 12 dB 110 – 14 dB 111 – 16.5 dB
2:1	Clock Lane EQ	R/W	13'b000	- Sets Fixed EQ Values. 00 – 0 dB 01 – 1.5 dB 10 – 3 dB 011 – RSVD
0	Reserved	R	1'b1	Reserved

8.5.9 CSR BIT Field Definitions – RX Pattern Verifier Control/Status (offset: 00001110) (reset: 00h)

Figure 37. CSR BIT Field Definitions – RX Pattern Verifier Control/Status (0Eh)

7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	0
R/W							

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset, S= Set, U = autonomously update

Table 13. CSR BIT Field Definitions – RX Pattern Verifier Control/Status (0Eh)

Bit	Field	Туре	Reset	Description
7:4	PV_SYNC[3:0]	R/W	4'b0000	Pattern timing pulse. This field is updated for 8UI once every cycle of the PRBS generator. 1 bit per lane.
3:0	PV_LD[3:0]	R/W	4'b0000	Load pattern-verifier controls into RX lanes. When asserted high, the PV_TO, PV_SEL, PV_LEN, PV_CP20, and PV_CP values are enabled into the corresponding RX lane. These values are then latched and held when PV_LD[n] is subsequently deasserted low. 1 bit per lane.

8.5.10 CSR BIT Field Definitions – RX Pattern Verifier Control/Status (offset: 00001111) (reset: 00h)

Figure 38. CSR BIT Field Definitions – RX Pattern Verifier Control/Status (0Fh)

7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	0
R/U							

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset, S= Set, U = autonomously update

Table 14. CSR BIT Field Definitions – RX Pattern Verifier Control/Status (0Fh)

Bit	Field	Туре	Reset	Description
7:4	PV_SYNC[3:0]	R/U	4'b0000	Pattern verification mismatch detected. 1 bit per lane.
3:0	PV_LD[3:0]	R/U	4'b0000	Pattern search/training in progress. 1 bit per lane.

Copyright © 2015, Texas Instruments Incorporated

Submit Documentation Feedback 35

TRUMENTS

8.5.11 CSR BIT Field Definitions – RX Pattern Verifier Control/Status (offset: 00010000) (reset: 00h)

Figure 39. CSR BIT Field Definitions – RX Pattern Verifier Control/Status (10h)

7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	0
R/W	R	R/W	R/W	R/W	R/W	R/W	R/W

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset, S= Set, U = autonomously update

Table 15. CSR BIT Field Definitions – RX Pattern Verifier Control/Status (10h)

Bit	Field	Туре	Reset	Description
7	PV_CP20	R/W	1'b0	Customer pattern length 20/16 bits. 0 – 16 bits 1 – 20 bits
6	Reserved	R	1'b0	Reserved
5:3	PV_LEN[2:0]	R,W	3'b000	JPRBS pattern length 000 - PRBS7 001 - PRBS11 010 - PRBS23 011 - PRBS31 100 - PRBS15 101 - PRBS15 110 - PRBS20 111 - PRBS20
2:0	PV_SEL[24:0]	R/W	3'b000	Pattern select control 000 – Disabled 001 – PRBS 010 - Clock 011 - Custom 1xx – Timing only mode with sync pulse spacing defined by PV_LEN

8.5.12 CSR BIT Field Definitions - RX Pattern Verifier Control/Status (offset: 00010001) (reset: 00h)

Figure 40. CSR BIT Field Definitions – RX Pattern Verifier Control/Status (11h)

7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	0
R/W							

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset, S= Set, U = autonomously update

Table 16. CSR BIT Field Definitions – RX Pattern Verifier Control/Status (11h)

Bit	Field	Туре	Reset	Description
7	PV_CP[7:0]	R/W	'h00	Custom pattern data.

8.5.13 CSR BIT Field Definitions – RX Pattern Verifier Control/Status (offset: 00010010) (reset: 00h)

Figure 41. CSR BIT Field Definitions – RX Pattern Verifier Control/Status (12h)

7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	0
R/W							

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset, S= Set, U = autonomously update

Table 17. CSR BIT Field Definitions – RX Pattern Verifier Control/Status (12h)

Bit	Field	Туре	Reset	Description
7	PV_CP[15:8]	R/W	'h00	Custom pattern data.


8.5.14 CSR BIT Field Definitions – RX Pattern Verifier Control/Status (offset: 00010011) (reset: 00h)

Figure 42. CSR BIT Field Definitions – RX Pattern Verifier Control/Status (13h)

7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	0
R	R	R	R	R/W	R/W	R/W	R/W

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset, S= Set, U = autonomously update

Table 18. CSR BIT Field Definitions – RX Pattern Verifier Control/Status (13h)

Bit	Field	Туре	Reset	Description
7:4	Reserved	R	4'b0000	Reserved
3:0	PV_CP[19:16]	R/W	4'b0000	Custom pattern data. Used when PV_CP20 = 1'b1.

8.5.15 CSR BIT Field Definitions – RX Pattern Verifier Control/Status (offset: 00010100) (reset: 00h)

Figure 43. CSR BIT Field Definitions – RX Pattern Verifier Control/Status (14h)

7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	0
R	R	R	R	R	R/W	R/W	R/W

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset, S= Set, U = autonomously update

Table 19. CSR BIT Field Definitions – RX Pattern Verifier Control/Status (14h)

Bit	Field	Туре	Reset	Description
7:3	Reserved	R	5'b00000	Reserved
2:0	PV_THR[2:0]	R/W	3'b000	Pattern-verifier retain threshold.

8.5.16 CSR BIT Field Definitions – RX Pattern Verifier Control/Status (offset: 00010101) (reset: 00h)

Figure 44. CSR BIT Field Definitions – RX Pattern Verifier Control/Status (15h)

7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	0
R	R	R	R/S/U	R/S/U	R/W	R/W	R/W

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset, S= Set, U = autonomously update

Table 20. CSR BIT Field Definitions – RX Pattern Verifier Control/Status (15h)

Bit	Field	Туре	Reset	Description
7	DESKEW_CMPLT	R	1'b0	Indicates that TMDS lane deskew has completed when high.
6:5	Reserved	R	2'b00	Reserved
4	BERT_CLR	R/S/U	1'b0	Clear BERT counter (on rising edge).
3	TST_INTQ_CLR	R/S/U	1'b0	Clear latched interrupt flag.
2:0	TST_SEL[2:0]	R/W	3'b000	Test interrupt source select.

RUMENTS

8.5.17 CSR BIT Field Definitions – RX Pattern Verifier Control/Status (offset: 00010110) (reset: 00h)

Figure 45. CSR BIT Field Definitions – RX Pattern Verifier Control/Status (16h)

7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	0
R/W	R/W	R/W	R/W	R	R/W	R/W	R/W

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset, S= Set, U = autonomously update

Table 21. CSR BIT Field Definitions – RX Pattern Verifier Control/Status (16h)

Bit	Field	Туре	Reset	Description
7:4	PV_DP_EN[3:0]	R/W	4'b0000	Enable datapath verified based on DP_TST_SEL, 1 bit per lane
3	Reserved	R	1'b0	Reserved
2:0	DP_TST_SEL[2:0]	R/W	3'b000	Selects pattern reported by BERT_CNT[11:0], TST_INT[0] and TST_INTQ[0] and PV_DP_EN is non-zero. 000 – TMDS disparity or data errors 001 – FIFO errors 010 – FIFO overflow errors 011 – FIFO underflow errors 100 – TMDS deskew status 101,110,111 – Reserved.

8.5.18 CSR BIT Field Definitions - RX Pattern Verifier Control/Status (offset: 00010111) (reset: 00h)

Figure 46. CSR BIT Field Definitions – RX Pattern Verifier Control/Status (17h)

7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	0
R/U							

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset, S= Set, U = autonomously update

Table 22. CSR BIT Field Definitions – RX Pattern Verifier Control/Status (17h)

Bit	Field	Туре	Reset	Description
7:4	TST_INTQ[3:0]	R/U	4'b0000	Latched interrupt flag. 1 bit per lane
3:0	RTST_INT[3:0]	R/U	4'b0000	Test interrupt flag. 1 bit per lane.

8.5.19 CSR BIT Field Definitions – RX Pattern Verifier Control/Status (offset: 00011000) (reset: 00h)

Figure 47. CSR BIT Field Definitions – RX Pattern Verifier Control/Status (18h)

7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	0
R/U							

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset, S= Set, U = autonomously update

Table 23. CSR BIT Field Definitions – RX Pattern Verifier Control/Status (18h)

Bit	Field	Туре	Reset	Description
7:0	BERT_CNT[7:0]	R/U	'h00	BERT error count. Lane 0



8.5.20 CSR BIT Field Definitions - RX Pattern Verifier Control/Status (offset: 00011001) (reset: 00h)

Figure 48. CSR BIT Field Definitions – RX Pattern Verifier Control/Status (19h)

7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	0
R	R	R	R	R/U	R/U	R/U	R/U

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset, S= Set, U = autonomously update

Table 24. CSR BIT Field Definitions – RX Pattern Verifier Control/Status (19h)

Bit	Field	Туре	Reset	Description
7:4	Reserved	R	4'b0000	Reserved
3:0	BERT_CNT[11:8]	R/U	4'b0000	BERT error count. Lane 0

8.5.21 CSR BIT Field Definitions – RX Pattern Verifier Control/Status (offset: 00011010) (reset: 00h)

Figure 49. CSR BIT Field Definitions – RX Pattern Verifier Control/Status (1Ah)

7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	0
R/U							

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset, S= Set, U = autonomously update

Table 25. CSR BIT Field Definitions – RX Pattern Verifier Control/Status (1Ah)

Bit	Field	Туре	Reset	Description
7:0	BERT_CNT[19:12].	R/U	'h00	BERT error count. Lane 1

8.5.22 CSR BIT Field Definitions – RX Pattern Verifier Control/Status (offset: 00011011) (reset: 00h)

Figure 50. CSR BIT Field Definitions – RX Pattern Verifier Control/Status (1Bh)

7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	0
R	R	R	R	R/U	R/U	R/U	R/U

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset, S= Set, U = autonomously update

Table 26. CSR BIT Field Definitions – RX Pattern Verifier Control/Status (1Bh)

Bit	Field	Туре	Reset	Description
7:4	Reserved	R	4'b0000	Reserved
3:0	BERT_CNT[23:20]	R/U	4'b0000	BERT error count. Lane 1

8.5.23 CSR BIT Field Definitions – RX Pattern Verifier Control/Status (offset: 00011100) (reset: 00h)

Figure 51. CSR BIT Field Definitions – RX Pattern Verifier Control/Status (1Ch)

7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	0
R/U							

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset, S= Set, U = autonomously update

Table 27. CSR BIT Field Definitions – RX Pattern Verifier Control/Status (1Ch)

Bit	Field	Туре	Reset	Description
7:0	BERT_CNT[31:24]	R/U	'h00	BERT error count. Lane 2

RUMENTS

8.5.24 CSR BIT Field Definitions – RX Pattern Verifier Control/Status (offset: 00011101) (reset: 00h)

Figure 52. CSR BIT Field Definitions – RX Pattern Verifier Control/Status (1Dh)

7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	0
R	R	R	R	R/U	R/U	R/U	R/U

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset, S= Set, U = autonomously update

Table 28. CSR BIT Field Definitions – RX Pattern Verifier Control/Status (1Dh)

Bit	Field	Туре	Reset	Description
7:4	Reserved	R	4'b0000	Reserved
3:0	BERT_CNT[35:32]	R/U	4'b0000	BERT error count. Lane 2

8.5.25 CSR BIT Field Definitions – RX Pattern Verifier Control/Status (offset: 00011110) (reset: 00h)

Figure 53. CSR BIT Field Definitions – RX Pattern Verifier Control/Status (1Eh)

7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	0
R/U							

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset, S= Set, U = autonomously update

Table 29. CSR BIT Field Definitions – RX Pattern Verifier Control/Status (1Eh)

Bit	Field	Туре	Reset	Description
7:0	BERT_CNT[19:12]	R/U	'h00	BERT error count. Lane 3

8.5.26 CSR BIT Field Definitions – RX Pattern Verifier Control/Status (offset: 00011111) (reset: 00h)

Figure 54. CSR BIT Field Definitions – RX Pattern Verifier Control/Status (1Fh)

7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	0
R	R	R	R	R/U	R/U	R/U	R/U

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset, S= Set, U = autonomously update

Table 30. CSR BIT Field Definitions – RX Pattern Verifier Control/Status (1Fh)

Bit	Field	Туре	Reset	Description
7:4	Reserved	R	4'b0000	Reserved
3:0	BERT_CNT[23:20]	R/U	4'b0000	BERT error count. Lane 3

8.5.27 CSR BIT Field Definitions – RX Pattern Verifier Control/Status (offset: 00100000) (reset: 00h)

Figure 55. CSR BIT Field Definitions – RX Pattern Verifier Control/Status (20h)

7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	0
R	R	R/W	R/W	R	R	R	R

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset, S= Set, U = autonomously update

Table 31. CSR BIT Field Definitions – RX Pattern Verifier Control/Status (20h)

Bit	Field	Туре	Reset	Description
7	PWR_DWN_STATUS	R	1'b0	Power Down Status Bit. 0 = Normal Operation (default) 1 = Device in Power Down Mode



TMDS171, TMDS171I SLLSEN7A-OCTOBER 2015-REVISED DECEMBER 2015

Table 31. CSR BIT Field Definitions – RX Pattern Verifier Control/Status (20h) (continued)

Bit	Field	Туре	Reset	Description
6	STB_STATUS	R	1'b0	Standby Status Bit 0 = Normal Operation (default) 1 = Device in Standby Mode
5:0	Reserved	R	6'b000000	Reserved

Copyright © 2015, Texas Instruments Incorporated

Application and Implementation 9

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

The TMDS171 was defined to work in many applications. This includes source applications like a Blu-Ray DVD player or AVR. The adaptive receive equalizer makes it ideal for sink applications like HDTV, monitors and projectors where cable length can be widely varied. The TMDS171 is also capable of working as an active cable to extend the cable length even further.

9.1.1 Application Chain Showing DDC Connections

The DDC circuitry inside the TMDS171 allows multiple stage operation as shown in Figure 56. The retimer devices can be connected to any of the bus segments. The number of devices that can be connected in series is limited by repeater delay/time of flight considerations for the maximum bus speed requirements.



Figure 56. Typical Series Application

9.1.2 DDC Pull Up Resistors

This section is for information only and subject to change depending upon system implementation. The pull-up resistor value is determined by two requirements.

1. The maximum sink current of the I²C buffer: The maximum sink current is 3 mA or slightly higher for an I²C driver supporting standard-mode I²C operation.

Rup(min) = $\frac{V_{CC}}{V_{CC}}$ l_{sink}

42

(1)

The maximum transition time, T, of an I²C bus is set by an RC time constant, where R is the pull-up resistor value, and C is the total load capacitance. The parameter, k, can be calculated from Equation 2 by solving for t, the times at which certain voltage thresholds are reached. Different input threshold combinations introduce different values of t. Table 32 summarizes the possible values of k under different threshold combinations.

2. The maximum transition time on the bus:







Application Information (continued)

T = k x RC

(2)

(3)

 $V(t) = VDD x \left(1 - e^{\frac{-t}{RC}}\right)$

Table 32. Value k upon Different Input Threshold Voltages

Vth	-\Vth+	0.7 V _{CC}	0.65 V _{CC}	0.6 V _{CC}	0.55 V _{CC}	0.5 V _{CC}	0.45 V _{CC}	0.4 V _{CC}	0.35 V _{CC}	0.3 V _{CC}
0.1	1 V _{CC}	1.0986	0.9445	0.8109	0.6931	0.5878	0.4925	0.4055	0.3254	0.2513
0.1	5 V _{CC}	1.0415	0.8873	0.7538	0.6360	0.5306	0.4353	0.3483	0.2683	0.1942
0.2	2 V _{CC}	0.9808	0.8267	0.6931	0.5754	0.4700	0.3747	0.2877	0.2076	0.1335
0.2	25 V _{CC}	0.9163	0.7621	0.6286	0.5108	0.4055	0.3102	0.2231	0.1431	0.0690
0.3	3 V _{CC}	0.8473	0.6931	0.5596	0.4418	0.3365	0.2412	0.1542	0.0741	

From Equation 1, $R_{up(min)} = 5.5 \text{ V} / 3 \text{ mA} = 1.83 \text{ k}\Omega$ to operate the bus under a 5-V pull-up voltage and provide less than 3 mA when the l²C device is driving the bus to a low state. If a higher sink current, for example 4 mA, is allowed, $R_{up(min)}$ can be as low as 1.375 k Ω .

If DDC working at standard mode of 100 Kbps, the maximum transition time T is fixed, 1 μ s, and using the k values from Table 32, the recommended maximum total resistance of the pull-up resistors on an I²C bus can be calculated for different system setups. If DDC working at fast mode of 400 Kbps, the transition time should be set at 300 ns according to I²C specification.

To support the maximum load capacitance specified in the HDMI spec, $C_{cable(max)} = 700 \text{ pF/C}_{(source)} = 50 \text{ pF/Ci} = 50 \text{ pF/Ci} = 50 \text{ pF/Ci} = 50 \text{ pF/Ci} = 33$.

Vth-\Vth+	0.7 V _{CC}	0.65 V _{CC}	0.6 V _{CC}	0.55 V _{CC}	0.5 V _{CC}	0.45 V _{CC}	0.4 V _{CC}	0.35 V _{CC}	0.3 V _{CC}	UNIT
0.1 V _{CC}	1.14	1.32	1.54	1.8	2.13	2.54	3.08	3.84	4.97	ΚΩ
0.15 V _{CC}	1.2	1.41	1.65	1.97	2.36	2.87	3.59	4.66	6.44	KΩ
0.2 V _{CC}	1.27	1.51	1.8	2.17	2.66	3.34	4.35	6.02	9.36	KΩ
0.25 V _{CC}	1.36	1.64	1.99	2.45	3.08	4.03	5.6	8.74	18.12	KΩ
0.3 V _{CC}	1.48	1.8	2.23	2.83	3.72	5.18	8.11	16.87		ΚΩ

Table 33. Pull-Up Resistor Upon Different Threshold Voltages and 800-pF Loads

(<u>^</u>)

TMDS171, TMDS1711

SLLSEN7A-OCTOBER 2015-REVISED DECEMBER 2015

TMDS171, TMDS171I SLLSEN7A – OCTOBER 2015 – REVISED DECEMBER 2015

www.ti.com

NSTRUMENTS

FEXAS

To accommodate the 3 mA drive current specification, a narrower threshold voltage range is required to support a maximum 800 pF load capacitance for a standard-mode I²C bus.

9.2 Source Side Application



Figure 57. TMDS171 in Source Side Application

Source Side Application (continued)

9.2.1 Design Requirements

The TMDS171 can be designed into many different applications. In all the applications there are certain requirements for the system to work properly. Two voltage rails are required in order to support lowest power consumption possible. OE pin must have a 200 nF capacitor to ground. This pin can be driven by a processor but the pin needs to change states after voltage rails have stabilized. The best way to configure the device is by using I²C but pin strapping is also provided as I²C is not available in all cases. As sources may have many different naming conventions it is necessary to confirm that the link between the source and the TMDS171 are correctly mapped. A Swap function is provide for the input pins incase signaling if reversed between source and device. Table 34 provides information on expected values in order to perform properly.

Table 34. Design Parameters

PARAMETER	VALUE				
V _{CC}	3.3 V				
V _{DD}	1.2 V				
Main Link Input Voltage	$V_{ID} = 75 \text{ mV}_{PP}$ to 1.4 V_{PP}				
Control Pin Max Voltage for Low	65 kΩ pulldown				
Control Pin Voltage Range Mid	Left Not Connected/Floating				
Control Pin Min Voltage for High	65 kΩ pullup				
R _(VSADJ) Resistor	7.06 kΩ 1%				

9.2.2 Detailed Design Procedure

The TMDS171 is a signal conditioning device that provides several forms of signal conditioning in order to support compliance for HDMI or DVI at a source connector. These forms of signal conditioning are accomplished using receive equalization, retiming, and output driver configurability. The transmitter will drive 2-3" of board trace and connector when compliance is required at the connector.

To design in the TMDS171 the following need to be understood for a source side application:

- Determine the loss profile between the GPU/chipset and the HDMI/DVI connector.
- Based upon this loss profile and signal swing determine optimal location for the TMDS171, in order to pass source electrical compliance. Usually within 2"-3" of the connector
- Use the typical application Figure 57 for information on control pin resistors.
- The TMDS171 has a receiver adaptive equalizer but can also be configured using EQ_SEL control pin.
- Set the VOD, Pre-emphasis, termination, and edge rate levels appropriately to support compliance by using the appropriate VSADJ resistor value and setting PRE_SEL, and TX_TERM_CTL control pins.
- The thermal pad must be connected to ground.
- See Figure 57 for recommended decouple capacitors from V_{CC} and V_{DD} pins to Ground

9.2.3 Application Curves



Copyright © 2015, Texas Instruments Incorporated

TMDS171, TMDS1711

SLLSEN7A -OCTOBER 2015-REVISED DECEMBER 2015



www.ti.com

9.2.4 Sink Side Application

For a sink side application HPD needs consideration. The TMDS171 drives the HPD signal to 3.3V which meetings requirements but if 5 V HPD signaling is required the two circuits shown in Figure 60 are required. As sources are not consistent in implementing all aspects of the DDC link it is recommended to configure the TMDS171 as per Figure 60. Another consideration in relationship to how HPD is implemented is the architecture and behavior of the HDMI RX/Scalar.



TMDS171, TMDS171I SLLSEN7A – OCTOBER 2015 – REVISED DECEMBER 2015



Figure 60. TMDS171 in Sink Side Application, 5 V HPD Implementation

SLLSEN7A -OCTOBER 2015-REVISED DECEMBER 2015

www.ti.com

9.2.4.1 Design Requirements

See Table 35 for the Sink Side design example parameters.

PARAMETER	VALUE
V _{CC}	3.3 V
V _{DD}	1.2 V
Main Link Input Voltage	V_{ID} = 75 m V_{PP} to 1.4 V_{PP}
Control Pin Max Voltage for Low	65 kΩ pulldown
Control Pin Voltage Range Mid	Left Not Connected/Floating
Control Pin Min Voltage for High	65 kΩ pullup
R _(VSADJ) Resistor	7.06 kΩ 1%

9.2.4.2 Detailed Design Procedure

To design in the TMDS171 the following need to be understood for a source side application.

- Determine the loss profile between the RX/chipset and the HDMI/DVI connector.
- Based upon this loss profile and signal swing determine optimal location for the TMDS171, in order to pass sink electrical compliance.
- Use the typical application Figure 56 for information on control pin resistors.
- The TMDS171 has a receiver adaptive equalizer but can also be configured using EQ_SEL control pin.
- Set the VOD, Pre-emphasis, termination, and edge rate levels appropriately to support link between TMDS171 and HDMI RX/Chipset by using the appropriate VSADJ resistor value and setting PRE_SEL and TX_TERM_CTL control pins.
- The thermal pad must be connected to ground.
- See Figure 60 for recommended decouple caps from V_{CC} and V_{DD} pins to Ground.



9.3 System Examples

Another way to configure sink application is to configure the sink as per Figure 61. This is done as not all sources are supporting clock stretching as per standard.



Figure 61. TMDS171 in Sink Side Application



10 Power Supply Recommendations

To minimize the power consumption of customer application, TMDS171 used the dual power supply. V_{CC} is 3.3 V with 5% range to support the I/O voltage. The V_{DD} is 1.2 V with 1.1 V to 1.27 V range to supply the internal digital control circuit. TMDS171 operates in 3 different working states.

- o Power down Mode:
 - OE = Low puts the device into its lowest power state by shutting down all function blocks.
 - When OE is re-asserted the transitions from L→H will create a reset and if the device is programmed through I²C it must to be reprogrammed.
 - Writing a 1 to register 09h[3].
 - OE = High, HPD_SNK = Low
- Standby Mode: HPD_SNK = High but no valid clock signal detect on clock lane.
- Normal operation: Working in Redriver or Retimer
- When HPD assert, the device CDR and output will enable based on the signal detector circuit result.
- HPD_SRC = HPD_SNK in all conditions.

	Table 36. Power up and Operation Timing Requirements													
		INPUTS						STATUS						
HPD_SNK	OE	SIG_EN	IN_CLK	Device Mode	HPD_SRC	IN_Dx	SDA/ SCL_CTL	OUT_Dx OUT_CLK	DDC	ARC	Mode			
Н	L	H or L	х	x	н	High-Z	Disable	High-Z	Disabled	Disable	Power Down Mode			
L	н	H or L	х	х	L	High-Z	Active	High-Z	Disabled	Disable	Power Down Mode			
Н	Н	H or L	x	х	н	High-Z	Active	High-Z	Disabled	Disable	Power Down Mode by W 1 to 09h[3]			
н	Н	Н	No Valid TMDS Clock	х	Н	D0-D2 Disabled IN_CLK Active	Active	High-Z	Active	Active	Standby Mode (Squelch waiting)			
н	Н	H or L	No Valid TMDS Clock	Retimer mode	Н	D0-D2 Disabled IN_CLK Active	Active	High-Z	Active	Active	Standby Mode (Squelch waiting)			
Н	Н	Н	Valid TMDS Clock	Retimer mode	н	RX Active	Active	TX Active	Active	Active	Normal operation			
Н	Н	H or L	No Valid TMDS Clock	Redriver mode	Н	RX Active	Active	TX Active	Active	Active	Normal operation			

Table 36. Power Up and Operation Timing Requirements

TEXAS INSTRUMENTS

www.ti.com

11 Layout

11.1 Layout Guidelines

On a high-K board – It is always recommended to solder the PowerPAD[™] onto the thermal land. A thermal land is the area of solder-tinned-copper underneath the PowerPAD[™] package. On a high-K board the TMDS171 can operate over the full temperature range by soldering the PowerPAD onto the thermal land without vias.

On a low-K board – In order for the device to operate across the temperature range on a low-K board, a 1-oz Cu trace connecting the GND pins to the thermal land must be used. A simulation shows $R_{\theta JA} = 100.84$ °C/W allowing 545 mW power dissipation at 70°C ambient temperature.

A general PCB design guide for PowerPAD packages is provided in the document SLMA002 - PowerPAD Thermally Enhanced Package.

TI recommends six layers as the TMDS171 is a two voltage rail device.

- Routing the high-speed TMDS traces on the top layer avoids the use of vias. (and the introduction of their inductances) and allows for clean interconnects from the HDMI connectors to the retimer inputs and outputs. It is important to match the electrical length of these high speed traces to minimize both inter-pair and intra-pair skew.
- Placing a solid ground plane next to the high-speed signal layer establishes controlled impedance for transmission link interconnects and provides an excellent low –inductance path for the return current flow.
- Placing a power plane next to the ground plane creates an additional high-frequency bypass capacitance.
- Routing slower seed control signals on the bottom layer allows for greater flexibility as these signal links usually have margin to tolerate discontinuities such as vias.
- If an additional supply voltage plane or signal layer is needed, add a second power/ground plane system to the stack to keep symmetry. This makes the stack mechanically stable and prevents it from warping. Also the power and ground plane of each power system can be place closer together, thus increasing the high frequency bypass capacitance significantly.



Figure 62. Recommended 4 or 6 Layer PCB Stack



TMDS171, TMDS171I SLLSEN7A-OCTOBER 2015-REVISED DECEMBER 2015

11.2 Layout Example



- (1) If ARC is not used a 500K $\!\Omega$ resistor should be tied to GND at the SPDIF_IN pin
- (2) The 55- Ω resistor to GND on the ARC_OUT pin is implementation specific and my not be needed if it is already implemented elsewhere.





11.1 Documentation Support

11.1.1 Related Documentation

[HDMI] High-definition Multimedia Interface Specification Version 1.4b October, 2011

[HDMI] High-definition Multimedia Interface CTS Version 1.4b October, 2011

[I2C] The I2C-Bus specification version 2.1 January 2000

11.2 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E[™] Online Community *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support TI's Design Support Quickly find helpful E2E forums along with design support tools and contact information for technical support.

11.3 Trademarks

PowerPAD, E2E are trademarks of Texas Instruments. is a trademark of ~HDMI.

11.4 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

11.5 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



4-Dec-2015

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TMDS171IRGZR	PREVIEW	VQFN	RGZ	48	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	TMDS171I	
TMDS171IRGZT	PREVIEW	VQFN	RGZ	48	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	TMDS171I	
TMDS171RGZR	ACTIVE	VQFN	RGZ	48	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	0 to 70	TMDS171	Samples
TMDS171RGZT	ACTIVE	VQFN	RGZ	48	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	0 to 70	TMDS171	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.



4-Dec-2015

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nomi	nal											
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TMDS171RGZR	VQFN	RGZ	48	2500	330.0	16.4	7.3	7.3	1.1	12.0	16.0	Q2
TMDS171RGZT	VQFN	RGZ	48	250	180.0	16.4	7.3	7.3	1.1	12.0	16.0	Q2

TEXAS INSTRUMENTS

www.ti.com

PACKAGE MATERIALS INFORMATION

4-Dec-2015



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TMDS171RGZR	VQFN	RGZ	48	2500	367.0	367.0	38.0
TMDS171RGZT	VQFN	RGZ	48	250	210.0	185.0	35.0

MECHANICAL DATA



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. Quad Flatpack, No-leads (QFN) package configuration.

D. The package thermal pad must be soldered to the board for thermal and mechanical performance.

E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.

F. Falls within JEDEC MO-220.



RGZ (S-PVQFN-N48) PLASTIC QUAD FLATPACK NO-LEAD

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.







RGZ (S-PVQFN-N48)

PLASTIC QUAD FLATPACK NO-LEAD



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat-Pack Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com http://www.ti.com.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for recommended solder mask tolerances and via tenting recommendations for vias placed in the thermal pad.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications				
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive			
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications			
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers			
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps			
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy			
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial			
Interface	interface.ti.com	Medical	www.ti.com/medical			
Logic	logic.ti.com	Security	www.ti.com/security			
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense			
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video			
RFID	www.ti-rfid.com					
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com			
Wireless Connectivity	www.ti.com/wirelessconnectivity					

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2016, Texas Instruments Incorporated