

Sample &

Buv



**TLV713P-Q1** 

# TLV713P-Q1 Capacitor-Free, 150-mA, Low-Dropout Regulator With Foldback Current Limit for Portable Devices

Technical

Documents

#### Features 1

- AEC-Q100 Qualified with the Following Results:
  - Device Temperature Grade 1: –40°C to 125°C Ambient Operating Temperature Range
  - Device HBM ESD Classification Level H2
  - Device CDM ESD Classification Level C4B
- Input Voltage Range: 1.4 V to 5.5 V
- Stable Operation With or Without Capacitors
- Foldback Overcurrent Protection
- Package: 5-Pin SOT-23
- Very Low Dropout: 230 mV at 150 mA
- Accuracy: 1%
- Low Io: 50 µA
- Available in Fixed-Output Voltages:
  - 1 V to 3.3 V
- High PSRR: 65 dB at 1 kHz
- Active Output Discharge

#### Applications 2

- Automotive Head Units
- Audio Amplifiers
- **DI Clusters**
- ADAS ECUs
- Microprocessor Rails
- USBs
- **Body Electronics**



### **3** Description

Tools &

Software

The TLV713P-Q1 series of low-dropout (LDO) linear regulators are low quiescent current LDOs with excellent line and load transient performance and are designed for power-sensitive applications. These devices provide a typical accuracy of 1%.

Support &

Community

....

The TLV713P-Q1 series of devices is designed to be stable without an output capacitor. The removal of the output capacitor allows for a very small solution size. However, the TLV713P-Q1 series is also stable with any output capacitor if an output capacitor is used.

The TLV713P-Q1 also provides inrush current control during device power-up and enabling. The TLV713P-Q1 limits the input current to the defined current limit to avoid large currents from flowing from the input power source. This functionality is especially important in battery-operated devices.

The TLV713P-Q1 series is available in a standard DBV package and provides an active pulldown circuit to quickly discharge output loads. The TLV713P-Q1 is suited for automotive applications because the device is qualified for AEC-Q100 grade 1.

#### Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)	
TLV713P-Q1	SOT-23 (5)	2.90 mm × 1.60 mm	

(1) For all available packages, see the orderable addendum at the end of the data sheet.

# **Dropout Voltage vs Output Current**





SBVS266-MAY 2015

Texas Instruments

www.ti.com

## **Table of Contents**

1	Feat	tures	1
2	Арр	lications	1
3	Des	cription	1
4	Rev	ision History	2
5	Pin	Configurations and Functions	3
6	Spe	cifications	4
	6.1	Absolute Maximum Ratings	4
	6.2	ESD Ratings	4
	6.3	Recommended Operating Conditions	4
	6.4	Thermal Information	4
	6.5	Electrical Characteristics	5
	6.6	Typical Characteristics	ô
7	Deta	ailed Description 10	)
	7.1	Overview 10	0
	7.2	Functional Block Diagram 10	0
	7.3	Feature Description 17	1
	7.4	Device Functional Modes 12	2

8	Арр	lication and Implementation	13
	8.1	Application Information	13
	8.2	Typical Application	14
	8.3	Do's and Don'ts	15
9	Pow	ver-Supply Recommendations	16
10	Lay	out	16
	10.1		
	10.2	Layout Example	16
	10.3	Power Dissipation	17
11	Dev	ice and Documentation Support	18
	11.1	Device Support	18
	11.2	Documentation Support	18
		Community Resources	
	11.4	Trademarks	18
	11.5	Electrostatic Discharge Caution	19
	11.6	Glossary	19
12		chanical, Packaging, and Orderable	
	Info	rmation	19

## 4 Revision History

DATE	REVISION	NOTES	
May 2015	*	Initial release.	



## 5 Pin Configurations and Functions



### **Pin Functions**

1	PIN I/O		
NAME			DESCRIPTION
NAME	SOT-23		
EN	3	I	Enable pin. Driving EN over 0.9 V turns on the regulator. Driving EN below 0.4 V puts the regulator into shutdown mode.
GND	2	—	Ground pin
IN	1	I	Input pin. A small capacitor is recommended from this pin to ground. See the <i>Input and Output Capacitor Considerations</i> section in the <i>Feature Description</i> for more details.
NC	4	_	No internal connection
OUT	5	0	Regulated output voltage pin. For best transient response, a small $1-\mu$ F ceramic capacitor is recommended from this pin to ground. See the <i>Input and Output Capacitor Considerations</i> section in the <i>Feature Description</i> for more details.
Thermal pad —		—	The thermal pad is electrically connected to the GND node. Connect to the GND plane for improved thermal performance.

### 6 Specifications

### 6.1 Absolute Maximum Ratings

Over operating junction temperature range ( $T_{J} = 25^{\circ}$ C), unless otherwise noted. All voltages are with respect to GND.<sup>(1)</sup>

		MIN	MAX	UNIT	
	Input, V <sub>IN</sub>	-0.3	6	V	
Voltage	Enable, V <sub>EN</sub>	-0.3	V <sub>IN</sub> + 0.3	V	
	Output, V <sub>OUT</sub>	-0.3	3.6	V	
Current	Maximum output, I <sub>OUT(max)</sub>		Internally limited		
Output short-circuit duration			Indefinite		
Total power dissipation	Continuous, P <sub>D(tot)</sub>	See	See the Thermal Information		
Tama analuna	Storage, T <sub>stg</sub>	-55	150	°C	
Temperature	Junction, T <sub>J</sub>	-55	125	°C	

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### 6.2 ESD Ratings

			VALUE	UNIT
V	Electrostatia discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±2000	N/
V <sub>(ESD)</sub>	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	±500	v

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

### 6.3 Recommended Operating Conditions

over operating junction temperature range (unless otherwise noted).

		MIN	NOM	MAX	UNIT
V <sub>IN</sub>	Input voltage	1.4		5.5	V
V <sub>EN</sub>	Enable range	0		V <sub>IN</sub>	V
I <sub>OUT</sub>	Output current	0		150	mA
C <sub>IN</sub>	Input capacitor	0	1		μF
C <sub>OUT</sub>	Output capacitor	0	0.1	100	μF
TJ	Operating junction temperature range	-40		125	°C

### 6.4 Thermal Information

		TLV713P-Q1	
	THERMAL METRIC	DBV (SOT-23)	UNIT
		5 PINS	
$R_{ extsf{ heta}JA}$	Junction-to-ambient thermal resistance	249	°C/W
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	172.7	°C/W
$R_{ heta JB}$	Junction-to-board thermal resistance	76.7	°C/W
$\Psi_{JT}$	Junction-to-top characterization parameter	49.7	°C/W
Ψ <sub>JB</sub>	Junction-to-board characterization parameter	75.8	°C/W
R <sub>0JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	n/a	°C/W

### 6.5 Electrical Characteristics

Over operating temperature range (T<sub>J</sub>, T<sub>A</sub> =  $-40^{\circ}$ C to 125°C), V<sub>IN(nom)</sub> = V<sub>OUT(nom)</sub> + 0.5 V or V<sub>IN(nom)</sub> = 2 V (whichever is greater), I<sub>OUT</sub> = 1 mA, V<sub>EN</sub> = V<sub>IN</sub>, and C<sub>OUT</sub> = 0.47  $\mu$ F, unless otherwise noted. Typical values are at T<sub>J</sub> = 25°C.

PA	RAMETER	TEST CONDITIONS		MIN	TYP	MAX	UNIT	
V <sub>IN</sub>	Input voltage range			1.4		5.5	V	
V <sub>OUT</sub>	Output voltage range			1		3.3	V	
		$V_{OUT} \ge 1.8 \text{ V}; \text{ T}_{\text{J}}, \text{ T}_{\text{A}} = 25^{\circ}$	C	-1%		1%		
	DC output accuracy	$V_{OUT} < 1.8 V; T_J, T_A = 25^{\circ}$	°C	-20		20	mV	
		$V_{OUT} \ge 1.2 \text{ V}; -40^{\circ}\text{C} \le \text{T}_{\text{J}},$	T <sub>A</sub> ≤ 125°C	-1.5%		1.5%		
		$V_{OUT} < 1.2 \text{ V}; -40^{\circ}\text{C} \le \text{T}_{\text{J}},$	$/_{OUT} < 1.2 \text{ V}; -40^{\circ}\text{C} \le \text{T}_{\text{J}}, \text{T}_{\text{A}} \le 125^{\circ}\text{C}$			50	mV	
$\Delta V_{OUT(\Delta VIN)}$	Line regulation	Max [V <sub>OUT(nom)</sub> + 0.5 V, V	$_{\rm N} = 2.0 \text{ V}] \le V_{\rm IN} \le 5.5 \text{ V}$		1	5	mV	
$\Delta V_{OUT(\Delta IOUT)}$	Load regulation	$0 \text{ mA} \le I_{OUT} \le 150 \text{ mA}$			10	30	mV	
			1 V $\leq$ V <sub>OUT</sub> $<$ 1.8 V, I <sub>OUT</sub> $=$ 150 mA		600	900	mV	
			$1.8 \text{ V} \le \text{V}_{\text{OUT}} < 2.1 \text{ V}, \text{ I}_{\text{OUT}} = 30 \text{ mA}$		70		mV	
			$1.8 \text{ V} \le \text{V}_{\text{OUT}} < 2.1 \text{ V}, \text{ I}_{\text{OUT}} = 150 \text{ mA}$		350	575	mV	
		$V_{OUT} = 0.98 \times V_{OUT(nom)};$ T <sub>.1</sub> , T <sub>A</sub> = -40°C to 85°C	$2.5 \text{ V} \leq \text{V}_{\text{OUT}} < 3 \text{ V}, \text{ I}_{\text{OUT}} = 30 \text{ mA}$		50		mV	
		1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1	$2.5 \text{ V} \le \text{V}_{\text{OUT}} < 3 \text{ V}, \text{ I}_{\text{OUT}} = 150 \text{ mA}$		246	445	mV	
V <sub>DO</sub> Dropo	Dropout voltage		$3 \text{ V} \leq \text{V}_{\text{OUT}} < 3.6 \text{ V}, \text{ I}_{\text{OUT}} = 30 \text{ mA}$		46		mV	
			$3 \text{ V} \leq \text{V}_{\text{OUT}} < 3.6 \text{ V}, \text{ I}_{\text{OUT}} = 150 \text{ mA}$		230	420	mV	
		$V_{OUT} = 0.98 \times V_{OUT(nom)};$ T <sub>J</sub> , T <sub>A</sub> = -40°C to 125°C	$1 \text{ V} \le \text{V}_{\text{OUT}} < 1.8 \text{ V}, \text{ I}_{\text{OUT}} = 150 \text{ mA}$		600	1020	mV	
			1.8 V ≤ V <sub>OUT</sub> < 2.1 V, I <sub>OUT</sub> = 150 mA		350	695	mV	
			2.5 V ≤ V <sub>OUT</sub> < 3 V, I <sub>OUT</sub> = 150 mA		246	600	mV	
			$3 \text{ V} \leq \text{V}_{\text{OUT}} < 3.6 \text{ V}, \text{ I}_{\text{OUT}} = 150 \text{ mA}$		230	560	mV	
GND	Ground pin current	I <sub>OUT</sub> = 0 mA			50	75	μA	
SHUTDOWN	Shutdown current	$V_{EN} \le 0.4 \text{ V}; 2.0 \text{ V} \le V_{IN} \le$	5.5 V; T <sub>J</sub> , T <sub>A</sub> = 25°C		0.1	1	μA	
		V <sub>IN</sub> = 3.3 V,	f = 100 Hz		70		dB	
PSRR	Power-supply rejection ratio	Power-supply	$V_{IN} = 3.3 V,$ $V_{OUT} = 2.8 V,$	f = 10 kHz		55		dB
		$I_{OUT} = 30 \text{ mA}$	f = 1 MHz		55		dB	
V <sub>n</sub>	Output noise voltage	BW = 100 Hz to 100 kHz,	V <sub>IN</sub> = 2.3 V, V <sub>OUT</sub> = 1.8 V, I <sub>OUT</sub> = 10 mA		73		$\mu V_{RMS}$	
STR	Start-up time	C <sub>OUT</sub> = 1.0 μF, I <sub>OUT</sub> = 150	mA		100		μs	
V <sub>HI</sub>	Enable high (enabled)			0.9		V <sub>IN</sub>	V	
V <sub>LO</sub>	Enable low (disabled)			0		0.4	V	
EN	EN pin current	EN = 5.5 V			0.01		μA	
R <sub>PULLDOWN</sub>	Pulldown resistor	V <sub>IN</sub> = 4 V			120		Ω	
		$V_{IN} = 3.8 \text{ V}, V_{OUT} = 3.3 \text{ V}$		175			mA	
		$V_{IN} = 3.0 \text{ V}, V_{OUT} = 2.5 \text{ V}$		175			mA	
LIM	Output current limit	V <sub>IN</sub> = 2.3 V, V <sub>OUT</sub> = 1.8 V		175			mA	
		V <sub>IN</sub> = 2.0 V, V <sub>OUT</sub> = 1.2 V		175			mA	
		V <sub>IN</sub> = 2.0 V, V <sub>OUT</sub> = 1.0 V		175			mA	
sc	Short-circuit current	V <sub>OUT</sub> = 0 V			40		mA	
T	The second states to	Shutdown, temperature in	creasing		158		°C	
T <sub>SD</sub>	Thermal shutdown	Reset, temperature decre	asing		140		°C	



### 6.6 Typical Characteristics

Over operating temperature range ( $T_J = -40^{\circ}C$  to 125°C),  $V_{IN} = V_{OUT(nom)} + 0.5$  V or 2.0 V (whichever is greater),  $I_{OUT} = 10$  mA,  $V_{EN} = V_{IN}$ ,  $C_{OUT} = 1$  µF, and  $V_{OUT(nom)} = 1.8$  V, unless otherwise noted. Typical values are at  $T_J = 25^{\circ}C$ .



Copyright © 2015, Texas Instruments Incorporated



### **Typical Characteristics (continued)**



Over operating temperature range ( $T_J = -40^{\circ}$ C to 125°C),  $V_{IN} = V_{OUT(nom)} + 0.5$  V or 2.0 V (whichever is greater),  $I_{OUT} = 10$  mA,  $V_{EN} = V_{IN}$ ,  $C_{OUT} = 1$  µF, and  $V_{OUT(nom)} = 1.8$  V, unless otherwise noted. Typical values are at  $T_J = 25^{\circ}$ C.



Over operating temperature range ( $T_J = -40^{\circ}$ C to 125°C),  $V_{IN} = V_{OUT(nom)} + 0.5$  V or 2.0 V (whichever is greater),  $I_{OUT} = 10$  mA,  $V_{EN} = V_{IN}$ ,  $C_{OUT} = 1$  µF, and  $V_{OUT(nom)} = 1.8$  V, unless otherwise noted. Typical values are at  $T_J = 25^{\circ}$ C.





www.ti.com



### **Typical Characteristics (continued)**



Over operating temperature range ( $T_J = -40^{\circ}$ C to 125°C),  $V_{IN} = V_{OUT(nom)} + 0.5$  V or 2.0 V (whichever is greater),  $I_{OUT} = 10$  mA,  $V_{EN} = V_{IN}$ ,  $C_{OUT} = 1 \mu$ F, and  $V_{OUT(nom)} = 1.8$  V, unless otherwise noted. Typical values are at  $T_J = 25^{\circ}$ C.

### 7 Detailed Description

### 7.1 Overview

These devices belong to a family of low-dropout (LDO) regulators that consume low quiescent current and deliver excellent line and load transient performance. These characteristics, combined with low noise and very good PSRR with little ( $V_{IN} - V_{OUT}$ ) headroom, make this family of devices ideal for RF portable applications.

This family of regulators offers current limit and thermal protection. Device operating junction temperature is –40°C to 125°C.

### 7.2 Functional Block Diagram





#### 7.3 Feature Description

### 7.3.1 Undervoltage Lockout (UVLO)

The TLV713P-Q1 uses a UVLO circuit that disables the output until the input voltage is greater than the rising UVLO voltage. This circuit ensures that the device does not exhibit any unpredictable behavior when the supply voltage is lower than the operational range of the internal circuitry,  $V_{IN(min)}$ . During UVLO disable, the output of the TLV713P-Q1 is connected to ground with a 120- $\Omega$  pulldown resistor.

### 7.3.2 Shutdown

The enable pin (EN) is active high. Enable the device by forcing the EN pin to exceed  $V_{EN(high)}$  (0.9 V, minimum). Turn off the device by forcing the EN pin to drop below 0.4 V. If shutdown capability is not required, connect EN to IN.

The TLV713P-Q1 has an internal pulldown MOSFET that connects a 120- $\Omega$  resistor to ground when the device is disabled. The discharge time after disabling depends on the output capacitance (C<sub>OUT</sub>) and the load resistance (R<sub>L</sub>) in parallel with the 120- $\Omega$  pulldown resistor. The time constant is calculated in Equation 1.

### 7.3.3 Foldback Current Limit

 $\tau = \frac{120 \cdot R_{L}}{120 \cdot R_{L}} \cdot C_{OUT}$ 

The TLV713P-Q1 has an internal foldback current limit that helps protect the regulator during fault conditions. The current supplied by the device is gradually reduced when the output voltage decreases. When the output is shorted, the LDO supplies a typical current of 40 mA. Output voltage is not regulated when the device is in current limit, and is calculated by Equation 2:

 $V_{OUT} = I_{LIMIT} \times R_{LOAD}$ 

The PMOS pass transistor dissipates  $[(V_{IN} - V_{OUT}) \times I_{LIMIT}]$  until thermal shutdown is triggered and the device turns off. The device is turned on by the internal thermal shutdown circuit during cool down. If the fault condition continues, the device cycles between current limit and thermal shutdown. See the *Thermal Information* section for more details.

The TLV713P-Q1 PMOS pass element has a built-in body diode that conducts current when the voltage at OUT exceeds the voltage at IN. This current is not limited, so if extended reverse voltage operation is anticipated, external limiting to 5% of the rated output current is recommended.

### 7.3.4 Thermal Protection

Thermal protection disables the output when the junction temperature rises to approximately 158°C, allowing the device to cool. When the junction temperature cools to approximately 140°C, the output circuitry is again enabled. Depending on power dissipation, thermal resistance, and ambient temperature, the thermal protection circuit may cycle on and off. This cycling limits regulator dissipation, protecting the device from damage as a result of overheating.

Any tendency to activate the thermal protection circuit indicates excessive power dissipation or an inadequate heatsink. For reliable operation, junction temperature must be limited to 125°C maximum. To estimate the margin of safety in a complete design (including heatsink), increase the ambient temperature until the thermal protection is triggered; use worst-case loads and signal conditions.

The TLV713P-Q1 internal protection circuitry is designed to protect against overload conditions. This circuitry is not intended to replace proper heatsinking. Continuously running the TLV713P-Q1 into thermal shutdown degrades device reliability.

Copyright © 2015, Texas Instruments Incorporated

(2)

(1)

### 7.4 Device Functional Modes

### 7.4.1 Normal Operation

The device regulates to the nominal output voltage under the following conditions:

- The input voltage is at least as high as V<sub>IN(min)</sub>.
- The input voltage is greater than the nominal output voltage added to the dropout voltage.
- The enable voltage has previously exceeded the enable rising threshold voltage and has not decreased below the enable falling threshold.
- The output current is less than the current limit.
- The device junction temperature is less than the maximum specified junction temperature.

### 7.4.2 Dropout Operation

If the input voltage is lower than the nominal output voltage plus the specified dropout voltage, but all other conditions are met for normal operation, the device operates in dropout mode. In this mode of operation, the output voltage is the same as the input voltage minus the dropout voltage. The transient performance of the device is significantly degraded because the pass device is in the linear region and no longer controls the current through the LDO. Line or load transients in dropout can result in large output voltage deviations.

### 7.4.3 Disabled

The device is disabled under the following conditions:

- The enable voltage is less than the enable falling threshold voltage or has not yet exceeded the enable rising threshold.
- The device junction temperature is greater than the thermal shutdown temperature.

Table 1 shows the conditions that lead to the different modes of operation.

OPERATING MODE	PARAMETER					
OPERATING MODE	V <sub>IN</sub>	V <sub>EN</sub>	Ι <sub>ουτ</sub>	TJ		
Normal mode	$V_{IN} > V_{OUT(nom)} + V_{DO}$ and $V_{IN} > V_{IN(min)}$	$V_{EN} > V_{EN(high)}$	I <sub>OUT</sub> < I <sub>LIM</sub>	T <sub>J</sub> < 125°C		
Dropout mode	$V_{IN(min)} < V_{IN} < V_{OUT(nom)} + V_{DO}$	$V_{EN} > V_{EN(high)}$	—	T <sub>J</sub> < 125°C		
Disabled mode (any true condition disables the device)	_	V <sub>EN</sub> < V <sub>EN(low)</sub>	_	T <sub>J</sub> > 158°C		

**Table 1. Device Functional Mode Comparison** 



### 8 Application and Implementation

### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 8.1 Application Information

### 8.1.1 Input and Output Capacitor Considerations

The TLV713P-Q1 uses an advanced internal control loop to obtain stable operation both with and without the use of input or output capacitors. The TLV713P-Q1 dynamic performance is improved with the use of an output capacitor. An output capacitance of 0.1  $\mu$ F or larger generally provides good dynamic response. X5R- and X7R-type ceramic capacitors are recommended because these capacitors have minimal variation in value and equivalent series resistance (ESR) over temperature.

Although an input capacitor is not required for stability, good analog design practice is to connect a  $0.1-\mu$ F to  $1-\mu$ F capacitor from IN to GND. This capacitor counteracts reactive input sources and improves transient response, input ripple, and PSRR. An input capacitor is recommended if the source impedance is more than  $0.5 \Omega$ . A higher-value capacitor may be necessary if large, fast, rise-time load transients are anticipated or if the device is located several inches from the input power source.

### 8.1.2 Dropout Voltage

The TLV713P-Q1 uses a PMOS pass transistor to achieve low dropout. When  $(V_{IN} - V_{OUT})$  is less than the dropout voltage  $(V_{DO})$ , the PMOS pass device is in the linear region of operation and the input-to-output resistance is the  $R_{DS(on)}$  of the PMOS pass element.  $V_{DO}$  scales approximately with output current because the PMOS device behaves like a resistor in dropout. As with any linear regulator, PSRR and transient response are degraded when  $(V_{IN} - V_{OUT})$  approaches dropout.

### 8.1.3 Transient Response

As with any regulator, increasing the size of the output capacitor reduces over- and undershoot magnitude but increases the duration of the transient response.

## 8.2 Typical Application

Several versions of the TPS713P-Q1 are ideal for powering the MSP430 microcontroller.

Figure 24 shows a diagram of the TLV713P-Q1 powering an MSP430 microcontroller. Table 2 shows potential applications of some voltage versions.



Figure 24. TLV713P-Q1 Powering a Microcontroller

Table 2.	Typical	<b>MSP430</b>	Applications
----------	---------	---------------	--------------

DEVICE	V <sub>о∪т</sub> (Тур)	APPLICATION
TLV71318P-Q1	1.8 V	Allows for lowest power consumption with many MSP430s
TLV71325P-Q1	2.5 V	2.2-V supply required by many MSP430s for flash programming and erasing

### 8.2.1 Design Requirements

Table 3 lists the design requirements.

Table 3. Design Parameters

PARAMETER	DESIGN REQUIREMENT
Input voltage	4.2 V to 3 V (Lithium Ion battery)
Output voltage	1.8 V, ±1%
DC output current	10 mA
Peak output current	75 mA
Maximum ambient temperature	65°C

### 8.2.2 Detailed Design Procedure

An input capacitor is not required for this design because of the low impedance connection directly to the battery.

No output capacitor allows for the minimal possible inrush current during start-up, ensuring the 180-mA maximum input current limit is not exceeded.



### 8.2.3 Application Curves



### 8.3 Do's and Don'ts

For best transient performance, place at least one 0.1-µF ceramic capacitor as close as possible to the OUT pin of the regulator and at least one 1-uF capacitor as close as possible to the IN pin of the regulator.

Do not place the output capacitor more than 10 mm away from the regulator.

Do not exceed the absolute maximum ratings.

Do not continuously operate the device in current limit or near thermal shutdown.



### 9 Power-Supply Recommendations

These devices are designed to operate from an input voltage supply range from 1.4 V to 5.5 V. The input voltage range must provide adequate headroom for the device to have a regulated output. This input supply must be well-regulated and stable. If the input supply is noisy, additional input capacitors with low ESR can help improve the output noise performance.

### 10 Layout

### 10.1 Layout Guidelines

#### 10.1.1 Board Layout Recommendations to Improve PSRR and Noise Performance

Input and output capacitors must be placed as close to the device pins as possible. To improve ac performance (such as PSRR, output noise, and transient response), TI recommends that the board be designed with separate ground planes for  $V_{IN}$  and  $V_{OUT}$ , with the ground plane connected only at the device GND pin. In addition, the output capacitor ground connection must be connected directly to the device GND pin. High-ESR capacitors may degrade PSRR performance.

### 10.2 Layout Example



(1) Not required.





### 10.3 Power Dissipation

The ability to remove heat from the die is different for each package type, presenting different considerations in the printed-circuit-board (PCB) layout. The PCB area around the device that is free of other components moves the heat from the device to the ambient air. Performance data for JEDEC low- and high-K boards are given in the table. Using heavier copper increases the effectiveness in removing heat from the device. The addition of plated through-holes to heat-dissipating layers also improves the heatsink effectiveness.

Power dissipation depends on input voltage and load conditions. Power dissipation ( $P_D$ ) can be approximated by the product of the output current times the voltage drop across the output pass element ( $V_{IN}$  to  $V_{OUT}$ ), as shown in Equation 3.

$$P_{D} = (V_{IN} - V_{OUT}) \times I_{OUT}$$

(3)

TLV713P-Q1 SBVS266 – MAY 2015

Estimating the junction temperature can be done by using the thermal metrics  $\Psi_{JT}$  and  $\Psi_{JB}$ , as discussed in the table. These metrics are a more accurate representation of the heat transfer characteristics of the die and the package than R<sub>BJA</sub>. The junction temperature can be estimated with Equation 4.

 $\Psi_{JT}: T_{J} = T_{T} + \Psi_{JT} \bullet P_{D}$ 

 $\Psi_{JB}$ :  $T_J = T_B + \Psi_{JB} \bullet P_D$ 

where

- P<sub>D</sub> is the power dissipation shown by Equation 3,
- $T_T$  is the temperature at the center-top of the device package,
- T<sub>B</sub> is the PCB temperature measured 1 mm away from the device package on the PCB surface.

(4)

#### NOTE

Both  $T_T$  and  $T_B$  can be measured on actual application boards using a thermo-gun (an infrared thermometer).

For more information about measuring  $T_T$  and  $T_B$ , see application note Using New Thermal Metrics (SBVA025), available for download at www.ti.com.



### **11** Device and Documentation Support

### 11.1 Device Support

#### 11.1.1 Development Support

#### 11.1.1.1 Evaluation Modules

Three evaluation modules (EVMs) are available to assist in the initial circuit performance evaluation using the TLV713P-Q1:

- TLV71312PEVM-171
- TLV71318PEVM-171
- TLV71333PEVM-171

These EVMs come populated with the commercial version of the device in the DQN package; however, they can be used for parametric evaluation. These EVMs can be requested at the Texas Instruments website through the device product folders or purchased directly from the TI eStore.

#### 11.1.1.2 Spice Models

Computer simulation of circuit performance using SPICE is often useful when analyzing the performance of analog circuits and systems. A SPICE model for the TLV713P-Q1 is available through the product folders under *Tools & Software*.

#### 11.1.2 Device Nomenclature

#### Table 4. Ordering Information<sup>(1) (2)</sup>

PRODUCT	V <sub>OUT</sub>
TLV713P <b>xxPQyyyz</b> Q1	<ul> <li>xx is the nominal output voltage. For output voltages with a resolution of 100 mV, two digits are used in the ordering number (for example, 28 = 2.8 V).</li> <li>P is optional; devices with P have an LDO regulator with an active output discharge.</li> <li>yyy is the package designator.</li> <li>z is the package quantity. R is for reel (3000 pieces), T is for tape (250 pieces).</li> </ul>

(1) For the most current package and ordering information see the Package Option Addendum at the end of this document, or visit the device product folder on www.ti.com.

(2) Output voltages from 1.0 V to 3.3 V in 50-mV increments are available. Contact the factory for details and availability.

### **11.2 Documentation Support**

#### 11.2.1 Related Documentation

- Using New Thermal Metrics, SBVA025
- TLV713xxEVM-171 User's Guide, SLVU771

### **11.3 Community Resources**

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E<sup>™</sup> Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration

among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support TI's Design Support** Quickly find helpful E2E forums along with design support tools and contact information for technical support.

### 11.4 Trademarks

E2E is a trademark of Texas Instruments. All other trademarks are the property of their respective owners.



#### **11.5** Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

### 11.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

### 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



11-Jun-2015

### PACKAGING INFORMATION

Orderable Device	Status	Package Type	•	Pins	•		Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
TLV71310PQDBVRQ1	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	ZBGW	Samples
TLV71312PQDBVRQ1	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	ZBHW	Samples
TLV71318PQDBVRQ1	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	ZBIW	Samples
TLV71325PQDBVRQ1	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	ZBJW	Samples
TLV71333PQDBVRQ1	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	ZBKW	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW**: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.



## PACKAGE OPTION ADDENDUM

11-Jun-2015

<sup>(6)</sup> Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF TLV713P-Q1 :

Catalog: TLV713P

NOTE: Qualified Version Definitions:

• Catalog - TI's standard catalog product

## PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

### TAPE AND REEL INFORMATION





### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TLV71310PQDBVRQ1	SOT-23	DBV	5	3000	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
TLV71312PQDBVRQ1	SOT-23	DBV	5	3000	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
TLV71318PQDBVRQ1	SOT-23	DBV	5	3000	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
TLV71325PQDBVRQ1	SOT-23	DBV	5	3000	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
TLV71333PQDBVRQ1	SOT-23	DBV	5	3000	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3

TEXAS INSTRUMENTS

www.ti.com

## PACKAGE MATERIALS INFORMATION

11-Jun-2015



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TLV71310PQDBVRQ1	SOT-23	DBV	5	3000	180.0	180.0	18.0
TLV71312PQDBVRQ1	SOT-23	DBV	5	3000	180.0	180.0	18.0
TLV71318PQDBVRQ1	SOT-23	DBV	5	3000	180.0	180.0	18.0
TLV71325PQDBVRQ1	SOT-23	DBV	5	3000	180.0	180.0	18.0
TLV71333PQDBVRQ1	SOT-23	DBV	5	3000	180.0	180.0	18.0

DBV (R-PDSO-G5)

PLASTIC SMALL-OUTLINE PACKAGE



- All linear dimensions are in millimeters. A.
  - This drawing is subject to change without notice. Β.
  - Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side. C.
  - D. Falls within JEDEC MO-178 Variation AA.



DBV (R-PDSO-G5)

PLASTIC SMALL OUTLINE



NOTES:

A. All linear dimensions are in millimeters.B. This drawing is subject to change without notice.

- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconne	ctivity	

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2015, Texas Instruments Incorporated