





0.77-mm × 0.77-mm DSBGA and PicoStar™







TLV705, TLV705P

# SBVS151F - DECEMBER 2010 - REVISED APRIL 2017 TLV705 200-mA, Low IQ, Low-Noise, Low-Dropout Regulator in Ultra-Small,

#### **Features**

- Very Low Dropout:
  - 105 mV at  $I_{OUT} = 150$  mA
  - 145 mV at  $I_{OUT} = 200 \text{ mA}$
- Accuracy: 0.5% Typical
- Low I<sub>O</sub>: 35 μA
- Available in Fixed-Output Voltages From 0.7 V to 4.8 V
- V<sub>IN</sub> Range: 2 V to 5.5 V
- High PSRR: 70 dB at 1 kHz
- Stable With Effective Capacitance of 0.1 µF
- Thermal Shutdown and Overcurrent Protection
- Available in an Ultra-Low Profile (0.15-mm Maximum Height) PicoStar Package Option

## **Applications**

- Wireless Handsets
- **Smart Phones**
- Zigbee® Networks
- Bluetooth® Devices
- Other Li-Ion Operated Handheld Products
- WLAN and Other PC Add-On Cards

## 3 Description

The TLV705 series of low-dropout (LDO) linear regulators are low quiescent current devices with excellent line and load transient performance. These power-sensitive devices are designed for applications, with a precision band gap. An error amplifier provides typical accuracy of 0.5%. Low output noise, very high power-supply rejection ratio (PSRR), and low dropout voltage make this series of LDOs ideal for a wide selection of battery-operated handheld equipment. All devices have a thermal shutdown and current limit for safety.

Furthermore, the TLV705 series is stable with an effective output capacitance of only 0.1 μF. This feature enables the use of cost-effective capacitors that have higher bias voltage and temperature derating. The devices regulate to the specified accuracy with zero output load. The TLV705P series also provides an active pulldown circuit to quickly discharge output.


The TLV705 and TLV705P series are both available in 0.77-mm × 0.77-mm DSBGA and PicoStar packages with three height options that are optimal for handheld applications.

## Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)
TI \/705	DSGBA (4)	0.77 mm × 0.77 mm
TLV705	PicoStar (4)	0.77 mm × 0.77 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

#### Typical Application Circuit (Fixed-Voltage Versions)



Copyright © 2017, Texas Instruments Incorporated



## **Table of Contents**

1	Features 1		8.2 Typical Application	1
2	Applications 1		8.3 Do's and Don'ts	16
3	Description 1	9	Power Supply Recommendations	16
4	Revision History2	10	Layout	17
5	Pin Configuration and Functions 4		10.1 Layout Guidelines	1
6	Specifications5		10.2 Layout Example	1
•	6.1 Absolute Maximum Ratings5		10.3 Power Dissipation	1
	6.2 ESD Ratings		10.4 Power Dissipation and Junction Temperature	1 <sup>r</sup>
	6.3 Recommended Operating Conditions		10.5 Estimating Junction Temperature	18
	6.4 Thermal Information	11	Device and Documentation Support	19
	6.5 Electrical Characteristics		11.1 Device Support	19
	6.6 Typical Characteristics		11.2 Documentation Support	19
7	Detailed Description 12		11.3 Related Links	19
•	7.1 Overview		11.4 Community Resources	20
	7.2 Functional Block Diagrams		11.5 Trademarks	20
	7.3 Feature Description		11.6 Electrostatic Discharge Caution	20
	•		11.7 Glossary	20
_	7.4 Device Functional Modes	12		
8	Application and Implementation 15		Information	20
	8.1 Application Information		12.1 Package Mounting	
			· ·	

## **4 Revision History**

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

C	hanges from Revision E (May 2015) to Revision F	Page
•	Deleted "x" from TLV705 device in document title	1
•	Changed package dimensions in document title from "0.8-mm × 0.8-mm" to "0.77-mm × 0.77-mm"	1
•	Changed ultra-low profile maximum height from 0.2-mm to 0.15-mm in Applications section	
•	Changed package dimensions in <i>Description</i> section from 0.8-mm to 0.77-mm.	1
•	Changed DSBGA package dimensions from "0.80 mm × 0.80 mm" to "0.77 mm × 0.77 mm" in the <i>Device</i> Information table	······································
•	Added copyright statement to the Typical Application Circuit	<i>1</i>
•	Changed formatting of Thermal Information table note	5
•	Deleted "x" from device number in <i>Thermal Information</i> table	5
•	Added copyright statement to functional block diagrams in Functional Block Diagrams section	12
•	Added copyright statement to Typical Application Circuit (Fixed-Voltage Versions) in the Typical Application section	ion 15
•	Changed formatting of document reference in Related Documentation section	19
•	Changed table header title from "Sample & Buy" to "Order Now" in the Related Links table	19

Cł	Changes from Revision D (April 2015) to Revision E		
•	Added new package (YFM) to document	1	
•	Added PicoStar to title	1	
•	Changed last Features bullet	1	
•	Changed last sentence of <i>Description</i> section	1	
•	Added second row to Device Information table	1	
•	Added YFM pin out drawing	4	
•	Added YFM package to Thermal Information table	5	
	Changed V <sub>O</sub> parameter units in <i>Electrical Characteristics</i> table: % for first row, mV for second row		

Submit Documentation Feedback



•	Changed first sentence of Overview section: removed new	12
•	Changed fifth sentence of Internal Current Limit section to clarify description of the shutdown circuit functionality	13
•	Changed Vµs to V/µs in second paragraph of Start-Up Current section	13
•	Changed it to the start-up current in third paragraph of Start-Up Current section	13
•	Changed INPUT to V <sub>IN</sub> in Power Supply Recommendations section	16
•	Added Related Links section	19
•	Added YFM package to Package Mounting section	20
Cł	hanges from Revision C (October 2012) to Revision D	Page
•	Added ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section	
•	Added Features bullet for V <sub>IN</sub> range	1
•	Changed Applications list items	1
•	Deleted Power Dissipation Ratings table	5
•	Changed y-axis unit measurement from I <sub>LIM</sub> to I <sub>CL</sub> for Figure 11	<mark>7</mark>
•	Changed Figure 31 and deleted layout silkscreen images; replaced with image of PCB layout drawing	17
•	Changed title for Figure 31	17
•	Changed title of Thermal Protection section	17
Cł	hanges from Revision B (December 2011) to Revision C	Page
•	Deleted last Features bullet	1
Cł	hanges from Revision A (August 2011) to Revision B	Page
•	Added last Features bullet	1
•	Changed last sentence of Description section	1
•	Added Mechanical Packages section (removed June 2013; packages are now automatically appended)	1
•	Added YFP to title of pin out drawing	4
•	Added YFP package to Thermal Information table	5



## 5 Pin Configuration and Functions

YFF, YFP Packages 4-Pin DSBGA Top View



YFM Package 4-Pin PicoStar Top View



#### **Pin Functions**

P	N	1/0	DESCRIPTION
NAME	NO.	1/0	DESCRIPTION
GND	A1		Ground pin.
EN	A2	I	Enable pin. Driving EN over 0.9 V turns on the regulator. Driving EN below 0.4 V places the regulator into shutdown mode, which reduces the operating current to 1 μA (nominal).
V <sub>OUT</sub>	B1	0	Regulated output voltage pin. Placing a small 1-µF ceramic capacitor is required from this pin to ground to ensure stability. See <i>Input and Output Capacitor Requirements</i> for more details.
V <sub>IN</sub>	B2	I	Input pin. TI recommends placing a small 1-µF capacitor from this pin to ground for good transient performance. See <i>Input and Output Capacitor Requirements</i> for more details.

Submit Documentation Feedback



## 6 Specifications

#### 6.1 Absolute Maximum Ratings

specified at  $T_J = -40^{\circ}$ C to +125°C, unless otherwise noted. All voltages are with respect to GND.<sup>(1)</sup>

1 3	•			
		MIN	MAX	UNIT
	V <sub>IN</sub>	-0.3	6	V
Voltage <sup>(2)</sup>	V <sub>EN</sub>	-0.3	6	V
	V <sub>OUT</sub>	-0.3	6	V
Maximum output current	l <sub>оит</sub>	Internally	limited	
Output short-circuit duration		Indefi	nite	
Tomporatura	Operating junction, T <sub>J</sub>	<b>–</b> 55	150	°C
Temperature	Storage, T <sub>stg</sub>	<b>-</b> 55	150	°C

<sup>(1)</sup> Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods my affect device reliability.

## 6.2 ESD Ratings

			VALUE	UNIT
\/		Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	±2000	\/
V <sub>(ESE</sub>	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	±500	V

<sup>(1)</sup> JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

## 6.3 Recommended Operating Conditions

over operating junction temperature range (unless otherwise noted)

		MIN	NOM MAX	UNIT
$V_{IN}$	Input voltage	2	5.5	V
$V_{OUT}$	Output voltage	0.7	4.8	V
I <sub>OUT</sub>	Output current	0	200	mA
$T_J$	Junction temperature	-40	125	°C

#### 6.4 Thermal Information

		TL\	TLV705			
	THERMAL METRIC <sup>(1)</sup>	YFF, YFP (DSBGA)	YFM (PicoStar)	UNIT		
		4 PINS	4 PINS			
$R_{\theta JA}$	Junction-to-ambient thermal resistance	160	191.7	°C/W		
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	80	3.1	°C/W		
$R_{\theta JB}$	Junction-to-board thermal resistance	90	36.5	°C/W		
ΨͿΤ	Junction-to-top characterization parameter	0.5	2.8	°C/W		
ΨЈВ	Junction-to-board characterization parameter	78	26.5	°C/W		

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

Product Folder Links: TLV705 TLV705P

<sup>(2)</sup> All voltages are with respect to network ground pin.

<sup>(2)</sup> JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



#### 6.5 Electrical Characteristics


at T $_J$  = -40°C to +125°C, V $_{IN}$  = V $_{OUT(nom)}$  + 0.5 V or 2 V (whichever is greater), I $_{OUT}$  = 10 mA, V $_{EN}$  = 0.9 V, and C $_{OUT}$  = 1  $_{\mu}F$ , unless otherwise noted. Typical values are at T $_J$  = 25°C.

PARAMETER		TES	ST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>IN</sub>	Input voltage range			2		5.5	V
V <sub>OUT</sub>	Output voltage range			0.7		4.8	V
V	DC output occursors	40°C < T < 405°C	0 mA ≤ I <sub>OUT</sub> ≤ 200 mA, V <sub>OUT</sub> ≥ 1 V	-2%	±0.5%	2%	
Vo	DC output accuracy	–40°C ≤ T <sub>J</sub> ≤ 125°C	0 mA $\leq$ I <sub>OUT</sub> $\leq$ 200 mA, V <sub>OUT</sub> $<$ 1 V	-20	±5	20	mV
$\Delta V_{OUT(\Delta VIN)}$	Line regulation	$V_{OUT(nom)} + 0.5 V \le V_{IN} \le$	5.5 V		0.05	5	mV
$\Delta V_{OUT(\Delta IOUT)}$	Load regulation	0 mA ≤ I <sub>OUT</sub> ≤ 200 mA			1		mV
$V_{DO}$	Dropout voltage <sup>(1)</sup>	$V_{IN} = 0.98 \times V_{OUT(nom)}, I_{O}$	<sub>UT</sub> = 200 mA		145	250	mV
I <sub>CL</sub>	Output current limit	$V_{OUT} = 0.9 \times V_{OUT(nom)}, T$	<sub>J</sub> = 25°C	260	400	550	mA
	Construction of the comment	I <sub>OUT</sub> = 0 mA			35	55	μΑ
I <sub>GND</sub>	Ground pin current	I <sub>OUT</sub> = 200 mA			315		μΑ
I <sub>SHUTDOWN</sub>	Shutdown ground pin current	V <sub>EN</sub> ≤ 0.4 V, 2 V ≤ V <sub>IN</sub> ≤ 4	1.5 V		1	1.8	μΑ
	Power-supply	V <sub>IN</sub> = 2.3 V, V <sub>OUT</sub> = 1.8 V, I <sub>OUT</sub> = 10 mA, f = 10 kHz			80		dB
PSRR	rejection ratio	V <sub>IN</sub> = 2.3 V, V <sub>OUT</sub> = 1.8 V f = 1 MHz	, I <sub>OUT</sub> = 10 mA,		55		dB
			V <sub>IN</sub> = 2.3 V, V <sub>OUT</sub> = 1.8 V		26.6		$\mu V_{RMS}$
		BW = 100 Hz to 100 kHz, I <sub>OUT</sub> = 10 mA	V <sub>IN</sub> = 3.3 V, V <sub>OUT</sub> = 2.8 V		26.7		$\mu V_{RMS}$
.,	Output noise voltage	100 KHZ, 100T = 10 HIA	V <sub>IN</sub> = 3.8 V, V <sub>OUT</sub> = 3.3 V		28.2		$\mu V_{RMS}$
$V_n$			V <sub>IN</sub> = 2.3 V, V <sub>OUT</sub> = 1.8 V		30.7		$\mu V_{RMS}$
			BW = 10 Hz to 100 kHz, $I_{OUT} = 10 \text{ mA}$	V <sub>IN</sub> = 3.3 V, V <sub>OUT</sub> = 2.8 V		31.3	
		1001 - 10 IIIV	V <sub>IN</sub> = 3.8 V, V <sub>OUT</sub> = 3.3 V		34.1		$\mu V_{RMS}$
t <sub>STR</sub>	Start-up time (2)	$C_{OUT} = 1 \mu F, I_{OUT} = 200 r$	mA		100		μS
V <sub>HI</sub>	Enable high (enabled)			0.9		$V_{IN}$	V
$V_{LO}$	Enable low (disabled)			0		0.4	V
I <sub>EN</sub>	EN pin current	V <sub>EN</sub> = 5.5 V			0.01		μΑ
UVLO	Undervoltage lockout	V <sub>IN</sub> rising			1.9		V
	Thermal shutdown	Shutdown, temperature in	creasing		160		°C
t <sub>SD</sub>	temperature	Reset, temperature decre	asing		140		°C
TJ	Operating junction temperature			-40		125	°C


 $V_{DO}$  is measured for devices with  $V_{OUT(nom)}$  = 2.35 V so that  $V_{IN}$  = 2.3 V. Start-up time = time from EN assertion to 0.98 ×  $V_{OUT(nom)}$ .



## 6.6 Typical Characteristics











Figure 7. Ground Pin Current vs Input Voltage

Figure 8. Ground Pin Current vs Output Current







Figure 9. Ground Pin Current vs Temperature

Figure 10. Shutdown Pin Current vs Input Voltage








Figure 12. Power-Supply Rejection Ratio vs Frequency








over operating temperature range (T $_J$  = -40°C to +125°C), I $_{OUT}$  = 10 mA, V $_{EN}$  = 0.9 V, C $_{OUT}$  = 1  $\mu$ F, and V $_{IN}$  = V $_{OUT(nom)}$  + 0.5 V or 2 V, whichever is greater, unless otherwise noted. Typical values are at T $_J$  = 25°C.



Submit Documentation Feedback







#### 7 Detailed Description

#### 7.1 Overview

The TLV705 and TLV705P series of devices belong to a family of next-generation value low-dropout (LDO) voltage regulators. These devices consume low quiescent current and deliver excellent line and load transient performance. This performance, combined with low noise, very good PSRR with little ( $V_{IN} - V_{OUT}$ ) headroom, makes these devices ideal for RF portable applications. This family of regulators offers sub-band-gap output voltages down to 0.7 V, current limit, and thermal protection, and are specified from  $-40^{\circ}$ C to  $+125^{\circ}$ C. The TLV705P provides an active pulldown circuit to quickly discharge the outputs.

#### 7.2 Functional Block Diagrams




Figure 26. TLV705 Series




Figure 27. TLV705P Series

Submit Documentation Feedback



#### 7.3 Feature Description

#### 7.3.1 Internal Current Limit

The internal current limits of the TLV705 series help protect the regulator during fault conditions. During current limit, the output sources a fixed amount of current that is largely independent of output voltage. In such a case, the output voltage is not regulated, and can be measured as  $V_{OUT} = I_{LIMIT} \times R_{LOAD}$ . The PMOS pass transistor dissipates [(V<sub>IN</sub> - V<sub>OUT</sub>) × I<sub>LIMIT</sub>] until a thermal shutdown is triggered and the device turns off. When the device cools down, the internal thermal shutdown circuit turns the device back on. If the fault condition continues, the device cycles between current limit and thermal shutdown; see Power Dissipation and Junction Temperature for more details.

The PMOS pass element in the TLV705 has a built-in body diode that conducts current when the voltage at V<sub>OUT</sub> exceeds the voltage at V<sub>IN</sub>. This current is not limited, so if extended reverse voltage operation is anticipated, TI recommends external limiting to 5% of the rated output current.

#### 7.3.2 Undervoltage Lockout (UVLO)

The TLV705 uses an UVLO circuit to keep the output shut off until the internal circuitry is operating properly.

#### 7.3.3 Start-Up Current

The TLV705 uses a unique start-up architecture that creates a constant start-up time regardless of the output capacitor. The start-up current is given by Equation 1. Equation 1 shows that start-up current is directly proportional to C<sub>OUT</sub>.

$$I_{STARTUP} = C_{OUT} (\mu F) \times 0.06 (V\mu s) + I_{LOAD} (mA)$$
(1)

The output voltage ramp rate is independent of C<sub>OLT</sub> and the load current, and has a typical value of 0.06 V/µs.

The TLV705 automatically adjusts the soft-start current to supply both the load current and the current to charge  $C_{OUT}$ . For example, if  $I_{LOAD} = 0$  mA upon enabling the LDO, then  $I_{STARTUP} = 1$   $\mu F \times 0.06$  V $\mu s + 0$  mA = 60 mÅ, which is the current that charges the output capacitor.

However, if  $I_{LOAD} = 200$  mA, then  $I_{STARTLIP} = 1 \mu F \times 0.06 \text{ V} / \mu s + 200 \text{ mA} = 260 \text{ mA}$ , which is the required current to charge the output capacitor and supply the load current.

If the output capacitor and load increase such that the start-up current exceeds the output current limit, the startup current is clamped at the typical current limit of 400 mA. For example, if  $C_{OUT} = 10 \mu F$  and  $I_{OUT}$  = 200 mA, then 10  $\mu$ F × 0.06 V /  $\mu$ s + 200 mA = 800 mA is not supplied and is instead clamped at 400 mA.

#### 7.3.4 Dropout Voltage

The TLV705 uses a PMOS pass transistor to achieve low dropout. When (V<sub>IN</sub> - V<sub>OUT</sub>) is less than the dropout voltage  $(V_{DO})$ , the PMOS pass device is in the linear region of operation and the input-to-output resistance is the R<sub>DS(on)</sub> of the PMOS pass element. V<sub>DO</sub> approximately scales with the output current because the PMOS device functions as a resistor in dropout.

As with any linear regulator, PSRR and transient response are degraded as (V<sub>IN</sub> - V<sub>OUT</sub>) approaches dropout. This effect is shown in Figure 13 in the *Typical Characteristics*.

#### 7.3.5 Shutdown

The enable pin (EN) is active high. The device is enabled when the EN pin goes above 0.9 V. This relatively lower value of voltage required to turn the LDO on can power the device with the GPIO of recent processors with a GPIO voltage lower than traditional microcontrollers. The device is turned off when the EN pin is held at less than 0.4 V. When shutdown capability is not required, EN can be connected to the V<sub>IN</sub> pin. The TLV705P version has internal active pulldown circuitry that discharges the output with a time constant of:

$$\tau = (120 \times R_L) / (120 + R_L) \times C_{OUT}$$

where

 $R_1$  = load resistance



#### 7.4 Device Functional Modes

#### 7.4.1 Normal Operation

The device regulates to the nominal output voltage under the following conditions:

- The input voltage is greater than the nominal output voltage added to the dropout voltage.
- The output current is less than the current limit.
- The input voltage is greater than the UVLO voltage.

## 7.4.2 Dropout Operation

If the input voltage is lower than the nominal output voltage plus the specified dropout voltage, but all other conditions are met for normal operation, the device operates in dropout mode. In this condition, the output voltage is the same the input voltage minus the dropout voltage. The transient performance of the device is significantly degraded because the pass device is in a triode state and no longer regulates the output voltage of the LDO. Line or load transients in dropout can result in large output voltage deviations.

Table 1 lists the conditions that lead to the different modes of operation.

**Table 1. Device Functional Mode Comparison** 

OPERATING MODE	PARAMETER			
OPERATING MODE	$V_{IN}$	I <sub>OUT</sub>		
Normal mode	$V_{IN} > V_{OUT (nom)} + V_{DO}$	I <sub>OUT</sub> < I <sub>CL</sub>		
Dropout mode	$V_{IN} < V_{OUT (nom)} + V_{DO}$	I <sub>OUT</sub> < I <sub>CL</sub>		
Current limit V <sub>IN</sub> > UVLO		I <sub>OUT</sub> > I <sub>CL</sub>		

Submit Documentation Feedback



## 8 Application and Implementation


#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

#### 8.1 Application Information

The TLV705 is a LDO that offers very low dropout voltages in a tiny package. The operating junction temperature of this device is -40°C to +125°C.

## 8.2 Typical Application



Copyright © 2017, Texas Instruments Incorporated

Figure 28. Typical Application Circuit (Fixed-Voltage Versions)

#### 8.2.1 Design Requirements

Table 2 lists the design parameters.

**Table 2. Design Parameters** 

PARAMETER	DESIGN REQUIREMENT
Input voltage	2.5 V to 3.3 V
Output voltage	1.8 V
Output current	100 mA

#### 8.2.2 Detailed Design Procedure

Select the desired device based on the output voltage.

Provide an input supply with adequate headroom to account for dropout. The input supply must also provide adequate current to account for the GND pin current and load current.

Copyright © 2010–2017, Texas Instruments Incorporated

Submit Documentation Feedback



#### 8.2.2.1 Input and Output Capacitor Requirements

TI recommends using  $1-\mu F$  X5R- and X7R-type ceramic capacitors because these components have minimal variation in value and equivalent series resistance (ESR) over temperature. However, the TLV705 series is designed to be stable with an effective capacitance of  $0.1~\mu F$  or larger at the output. As a result, the device is stable with capacitors of other dielectrics as long as the effective capacitance under the operating bias voltage and temperature is greater than  $0.1~\mu F$ . This effective capacitance refers to the capacitance that the LDO detects under operating bias voltage and temperature conditions (that is, the capacitance after taking the bias voltage and temperature derating into consideration). In addition to allowing the use of lower cost dielectrics, the effective capacitance enables using smaller footprint capacitors that have higher derating in space-constrained applications.


Using a 0.1- $\mu$ F rating capacitor at the output of the LDO does not ensure stability because the effective capacitance under operating conditions is less than  $0.1~\mu$ F. Maximum ESR must be less than  $200~\text{m}\Omega$ .

Although an input capacitor is not required for stability, good analog design practice is to connect a 0.1- $\mu F$  to 1- $\mu F$  low ESR capacitor across the  $V_{IN}$  and GND pins of the regulator. This capacitor counteracts reactive input sources and improves transient response, noise rejection, and ripple rejection. A higher-value capacitor can be necessary if large, fast rise-time load transients are anticipated, or if the device is not located close to the power source. If source impedance is more than 2  $\Omega$ , a 0.1- $\mu F$  input capacitor may be necessary to ensure stability.

#### 8.2.2.2 Transient Response

As with any regulator, increasing the size of the output capacitor reduces overshoot and undershoot magnitude, but increases the duration of the transient response.

#### 8.2.3 Application Curves



#### 8.3 Do's and Don'ts

Place input and output capacitors as close as possible to the device.

Do not exceed the device absolute maximum ratings.

## 9 Power Supply Recommendations

Connect a low output impedance power supply directly to the  $V_{IN}$  pin of the TLV705. Inductive impedances between the input supply and the  $V_{IN}$  pin can create significant voltage excursions at the  $V_{IN}$  pin during start-up or load transient events.

Submit Documentation Feedback



## 10 Layout

#### 10.1 Layout Guidelines

Place input and output capacitors as close to the device pins as possible. To improve ac performance (such as PSRR, output noise, and transient response), TI recommends designing the board with the input and output capacitors on opposite sides of the device. In addition, connect the ground connection for the output capacitor directly to the GND pin of the device. High ESR capacitors can degrade PSRR.

#### 10.2 Layout Example




Figure 31. Example PCB Layout

#### 10.3 Power Dissipation

The ability to remove heat from the die is different for each package type, presenting different considerations in the printed-circuit-board (PCB) layout. The PCB area around the device that is free of other components moves the heat from the device to the ambient air. Performance data for JEDEC low and high-K boards are given in *Thermal Information*. Using heavier copper increases the effectiveness in removing heat from the device. The addition of plated through-holes to heat-dissipating layers also improves the thermal dissipation.

See for thermal performance on the TLV705 evaluation module (EVM). The EVM is a 2-layer board with two ounces of copper per side.

Power dissipation depends on input voltage and load conditions. Power dissipation ( $P_D$ ) is equal to the product of the output current and the voltage drop across the output pass element, as shown in Equation 3:

$$P_{D} = (V_{IN} - V_{OUT}) \times I_{OUT}$$
(3)

#### 10.4 Power Dissipation and Junction Temperature

Thermal protection disables the output when the junction temperature rises to approximately 160°C, allowing the device to cool. When the junction temperature cools to approximately 140°C, the output circuitry is enabled again. Depending on power dissipation, thermal resistance, and ambient temperature, the thermal protection circuit can cycle on and off. This cycling limits the dissipation of the regulator, which protects the regulator from damage as a result of overheating.

For reliable operation, limit junction temperature to 125°C (maximum). To estimate the margin of safety in a complete design, increase the ambient temperature until the thermal protection is triggered; use worst-case loads and signal conditions. For good reliability, trigger thermal protection at least 35°C above the maximum expected ambient condition of the particular application. This configuration produces a worst-case junction temperature of 125°C at the highest expected ambient temperature and worst-case load.

The internal protection circuitry of the TLV705 is designed to protect against overload conditions. Continuously running the TLV705 into thermal shutdown degrades device reliability.

Submit Documentation Feedback



## 10.5 Estimating Junction Temperature

The JEDEC standard now recommends the use of psi  $(\Psi)$  thermal metrics to estimate the junction temperatures of the LDO when in-circuit on a typical PCB board application. These metrics are not strictly discussing thermal resistances; rather, these metrics offer practical and relative means of estimating junction temperatures. These psi metrics are determined to be significantly independent of the copper-spreading area. The key thermal metrics  $(\Psi_{JT}$  and  $\Psi_{JB})$  are given in *Thermal Information* and are used in accordance with Equation 4.

$$\Psi_{JT}$$
:  $T_J = T_T + \Psi_{JT} \times P_D$   
 $\Psi_{JB}$ :  $T_J = T_B + \Psi_{JB} \times P_D$ 

#### where:

- P<sub>D</sub> is the power dissipated, as explained in *Thermal Information*.
- T<sub>T</sub> is the temperature at the center-top of the device package, and
- T<sub>B</sub> is the PCB surface temperature measured 1 mm from the device package and centered on the package edge.

Submit Documentation Feedback



## 11 Device and Documentation Support

#### 11.1 Device Support

#### 11.1.1 Development Support

#### 11.1.1.1 Evaluation Modules

An evaluation module (EVM) is available to assist in the initial circuit performance evaluation using the TLV705. The TLV70533EVM-596 evaluation module (and related user's guide) can be requested at the TI website through the product folders or purchased directly from the TI eStore.

#### 11.1.1.2 Spice Models

Computer simulation of circuit performance using SPICE is often useful when analyzing the performance of analog circuits and systems. A SPICE model for the TLV705 is available through the product folders under *Tools & Software*.

#### 11.1.2 Device Nomenclature

Table 3. Available Options (1)

PRODUCT	V <sub>OUT</sub>
TLV705 <b>xx(x)Pyyyz</b>	<ul> <li>xx(x) is the nominal output voltage. For output voltages with a resolution of 100 mV, two digits are used in the ordering number; otherwise, three digits are used (for example, 28 = 2.8 V; 475 = 4.75 V).</li> <li>P is optional; devices with P have an LDO regulator with an active output discharge.</li> <li>yyy is package designator.</li> <li>z is the package quantity. R is for reel (3000 pieces), T is for tape (250 pieces).</li> </ul>

<sup>(1)</sup> For the most current package and ordering information, see the Package Option Addendum at the end of this document, or visit the device product folder at <a href="https://www.ti.com">www.ti.com</a>.

#### 11.2 Documentation Support

#### 11.2.1 Related Documentation

TLV70533EVM-596 Evaluation Module User's Guide (SLVU439)

#### 11.3 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

Table 4. Related Links

PARTS	PRODUCT FOLDER	ORDER NOW	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY
TLV705	Click here	Click here	Click here	Click here	Click here
TLV705P	Click here	Click here	Click here	Click here	Click here

Copyright © 2010–2017, Texas Instruments Incorporated

Submit Documentation Feedback



#### 11.4 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community T's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support TI's Design Support Quickly find helpful E2E forums along with design support tools and contact information for technical support.

#### 11.5 Trademarks

E2E is a trademark of Texas Instruments. PicoStar is a trademark of Texas Instruments, Inc. Bluetooth is a registered trademark of Bluetooth SIG, Inc. Zigbee is a registered trademark of ZigBee Alliance. All other trademarks are the property of their respective owners.

#### 11.6 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

#### 11.7 Glossary

SLYZ022 — TI Glossarv.

This glossary lists and explains terms, acronyms, and definitions.

## 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

## 12.1 Package Mounting

Solder pad footprint recommendations for the TLV705 are available from the Packaging Information page on TI's website through the TLV705 series product folders. The recommended land patterns for the YFF, YFP, and YFM packages are appended to this data sheet.

Submit Documentation Feedback





5-Feb-2018

## **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TLV705075YFPR	ACTIVE	DSBGA	YFP	4	3000	Green (RoHS & no Sb/Br)	Call TI	Level-1-260C-UNLIM	-40 to 125	3V	Samples
TLV705075YFPT	ACTIVE	DSBGA	YFP	4	250	Green (RoHS & no Sb/Br)	Call TI	Level-1-260C-UNLIM	-40 to 125	3V	Samples
TLV70509YFPR	ACTIVE	DSBGA	YFP	4	3000	Green (RoHS & no Sb/Br)	Call TI	Level-1-260C-UNLIM	-40 to 125	3W	Samples
TLV70509YFPT	ACTIVE	DSBGA	YFP	4	250	Green (RoHS & no Sb/Br)	Call TI	Level-1-260C-UNLIM	-40 to 125	3W	Samples
TLV70512YFPR	ACTIVE	DSBGA	YFP	4	3000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 125	BU	Samples
TLV70512YFPT	ACTIVE	DSBGA	YFP	4	250	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 125	BU	Samples
TLV70515YFPR	ACTIVE	DSBGA	YFP	4	3000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 125	BV	Samples
TLV70515YFPT	ACTIVE	DSBGA	YFP	4	250	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 125	BV	Samples
TLV705165YFPR	PREVIEW	DSBGA	YFP	4	3000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 125	CN	
TLV705165YFPT	PREVIEW	DSBGA	YFP	4	250	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 125	CN	
TLV705185YFPR	ACTIVE	DSBGA	YFP	4	3000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 125	YS	Samples
TLV705185YFPT	ACTIVE	DSBGA	YFP	4	250	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 125	YS	Samples
TLV70518PYFPR	ACTIVE	DSBGA	YFP	4	3000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 125	EV	Samples
TLV70518PYFPT	ACTIVE	DSBGA	YFP	4	250	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 125	EV	Samples
TLV70518YFMR	ACTIVE	DSLGA	YFM	4	3000	Green (RoHS & no Sb/Br)	Call TI	Level-1-260C-UNLIM	-40 to 125		Samples
TLV70518YFMT	ACTIVE	DSLGA	YFM	4	250	Green (RoHS & no Sb/Br)	Call TI	Level-1-260C-UNLIM	-40 to 125		Samples
TLV70518YFPR	ACTIVE	DSBGA	YFP	4	3000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 125	WT	Samples



5-Feb-2018

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samp
TLV70518YFPT	ACTIVE	DSBGA	YFP	4	250	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 125	WT	Samp
TLV70525PYFPR	ACTIVE	DSBGA	YFP	4	3000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 85	EK	Samp
TLV70525PYFPT	ACTIVE	DSBGA	YFP	4	250	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 85	EK	Samp
TLV70525YFPR	ACTIVE	DSBGA	YFP	4	3000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 125	YB	Samp
TLV70525YFPT	ACTIVE	DSBGA	YFP	4	250	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 125	YB	Samj
TLV705285YFPR	ACTIVE	DSBGA	YFP	4	3000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 125	BW	Sam
TLV705285YFPT	ACTIVE	DSBGA	YFP	4	250	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 125	BW	Sam
TLV70528PYFPR	ACTIVE	DSBGA	YFP	4	3000	Green (RoHS & no Sb/Br)	Call TI	Level-1-260C-UNLIM	-40 to 125	4E	Sam
TLV70528PYFPT	ACTIVE	DSBGA	YFP	4	250	Green (RoHS & no Sb/Br)	Call TI	Level-1-260C-UNLIM	-40 to 125	4E	Sam
TLV70528YFPR	ACTIVE	DSBGA	YFP	4	3000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 125	WU	Sam
TLV70528YFPT	ACTIVE	DSBGA	YFP	4	250	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 125	WU	Sam
TLV70530YFMR	ACTIVE	DSLGA	YFM	4	3000	Green (RoHS & no Sb/Br)	Call TI	Level-1-260C-UNLIM	-40 to 125		Sam
TLV70530YFMT	ACTIVE	DSLGA	YFM	4	250	Green (RoHS & no Sb/Br)	Call TI	Level-1-260C-UNLIM	-40 to 125		Sam
TLV70530YFPR	ACTIVE	DSBGA	YFP	4	3000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 125	XA	Sam
TLV70530YFPT	ACTIVE	DSBGA	YFP	4	250	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 125	XA	Sam
TLV70533PYFPR	ACTIVE	DSBGA	YFP	4	3000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 125	5L	Sam
TLV70533PYFPT	ACTIVE	DSBGA	YFP	4	250	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 125	5L	Sam
TLV70533YFFR	ACTIVE	DSBGA	YFF	4	3000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 125	US	Sam





www.ti.com 5-Feb-2018

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TLV70533YFFT	ACTIVE	DSBGA	YFF	4	250	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 125	US	Samples
TLV70533YFMR	ACTIVE	DSLGA	YFM	4	3000	Green (RoHS & no Sb/Br)	Call TI	Level-1-260C-UNLIM	-40 to 125		Samples
TLV70533YFMT	ACTIVE	DSLGA	YFM	4	250	Green (RoHS & no Sb/Br)	Call TI	Level-1-260C-UNLIM	-40 to 125		Samples
TLV70533YFPR	ACTIVE	DSBGA	YFP	4	3000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 125	VV	Samples
TLV70533YFPT	ACTIVE	DSBGA	YFP	4	250	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 125	VV	Samples
TLV70534YFPR	ACTIVE	DSBGA	YFP	4	3000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 125	B4	Samples
TLV70534YFPT	ACTIVE	DSBGA	YFP	4	250	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 125	B4	Samples
TLV70536YFMR	ACTIVE	DSLGA	YFM	4	3000	Green (RoHS & no Sb/Br)	Call TI	Level-1-260C-UNLIM	-40 to 125		Samples
TLV70536YFMT	ACTIVE	DSLGA	YFM	4	250	Green (RoHS & no Sb/Br)	Call TI	Level-1-260C-UNLIM	-40 to 125		Samples
TLV70536YFPR	ACTIVE	DSBGA	YFP	4	3000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 125	вх	Samples
TLV70536YFPT	ACTIVE	DSBGA	YFP	4	250	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 125	ВХ	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.



## PACKAGE OPTION ADDENDUM

5-Feb-2018

- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.


**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

**PACKAGE MATERIALS INFORMATION** 

www.ti.com 31-Dec-2017


## TAPE AND REEL INFORMATION



# TAPE DIMENSIONS KO P1 BO W Cavity AO

	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TLV705075YFPR	DSBGA	YFP	4	3000	180.0	8.4	0.86	0.86	0.59	4.0	8.0	Q1
TLV705075YFPT	DSBGA	YFP	4	250	180.0	8.4	0.86	0.86	0.59	4.0	8.0	Q1
TLV70509YFPR	DSBGA	YFP	4	3000	180.0	8.4	0.86	0.86	0.59	4.0	8.0	Q1
TLV70509YFPT	DSBGA	YFP	4	250	180.0	8.4	0.86	0.86	0.59	4.0	8.0	Q1
TLV70512YFPR	DSBGA	YFP	4	3000	180.0	8.4	0.86	0.86	0.59	4.0	8.0	Q1
TLV70512YFPT	DSBGA	YFP	4	250	180.0	8.4	0.86	0.86	0.59	4.0	8.0	Q1
TLV70515YFPR	DSBGA	YFP	4	3000	180.0	8.4	0.86	0.86	0.59	4.0	8.0	Q1
TLV70515YFPT	DSBGA	YFP	4	250	180.0	8.4	0.86	0.86	0.59	4.0	8.0	Q1
TLV705185YFPR	DSBGA	YFP	4	3000	180.0	8.4	0.86	0.86	0.59	4.0	8.0	Q1
TLV705185YFPT	DSBGA	YFP	4	250	180.0	8.4	0.86	0.86	0.59	4.0	8.0	Q1
TLV70518PYFPR	DSBGA	YFP	4	3000	180.0	8.4	0.86	0.86	0.59	4.0	8.0	Q1
TLV70518PYFPT	DSBGA	YFP	4	250	180.0	8.4	0.86	0.86	0.59	4.0	8.0	Q1
TLV70518YFMR	DSLGA	YFM	4	3000	180.0	8.4	0.88	0.88	0.22	4.0	8.0	Q1
TLV70518YFMT	DSLGA	YFM	4	250	180.0	8.4	0.88	0.88	0.22	4.0	8.0	Q1
TLV70518YFPR	DSBGA	YFP	4	3000	180.0	8.4	0.86	0.86	0.59	4.0	8.0	Q1
TLV70518YFPT	DSBGA	YFP	4	250	180.0	8.4	0.86	0.86	0.59	4.0	8.0	Q1
TLV70525PYFPR	DSBGA	YFP	4	3000	180.0	8.4	0.86	0.86	0.59	4.0	8.0	Q1
TLV70525PYFPT	DSBGA	YFP	4	250	180.0	8.4	0.86	0.86	0.59	4.0	8.0	Q1




# **PACKAGE MATERIALS INFORMATION**

www.ti.com 31-Dec-2017

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TLV70525YFPR	DSBGA	YFP	4	3000	180.0	8.4	0.86	0.86	0.59	4.0	8.0	Q1
TLV70525YFPT	DSBGA	YFP	4	250	180.0	8.4	0.86	0.86	0.59	4.0	8.0	Q1
TLV705285YFPR	DSBGA	YFP	4	3000	180.0	8.4	0.86	0.86	0.59	4.0	8.0	Q1
TLV705285YFPT	DSBGA	YFP	4	250	180.0	8.4	0.86	0.86	0.59	4.0	8.0	Q1
TLV70528PYFPR	DSBGA	YFP	4	3000	180.0	8.4	0.86	0.86	0.59	4.0	8.0	Q1
TLV70528PYFPT	DSBGA	YFP	4	250	180.0	8.4	0.86	0.86	0.59	4.0	8.0	Q1
TLV70528YFPR	DSBGA	YFP	4	3000	180.0	8.4	0.86	0.86	0.59	4.0	8.0	Q1
TLV70528YFPT	DSBGA	YFP	4	250	180.0	8.4	0.86	0.86	0.59	4.0	8.0	Q1
TLV70530YFMR	DSLGA	YFM	4	3000	180.0	8.4	0.88	0.88	0.22	4.0	8.0	Q1
TLV70530YFMT	DSLGA	YFM	4	250	180.0	8.4	0.88	0.88	0.22	4.0	8.0	Q1
TLV70530YFPR	DSBGA	YFP	4	3000	180.0	8.4	0.86	0.86	0.59	4.0	8.0	Q1
TLV70530YFPT	DSBGA	YFP	4	250	180.0	8.4	0.86	0.86	0.59	4.0	8.0	Q1
TLV70533PYFPR	DSBGA	YFP	4	3000	180.0	8.4	0.86	0.86	0.59	4.0	8.0	Q1
TLV70533PYFPT	DSBGA	YFP	4	250	180.0	8.4	0.86	0.86	0.59	4.0	8.0	Q1
TLV70533YFFR	DSBGA	YFF	4	3000	180.0	8.4	0.85	0.85	0.64	4.0	8.0	Q1
TLV70533YFFT	DSBGA	YFF	4	250	180.0	8.4	0.85	0.85	0.64	4.0	8.0	Q1
TLV70533YFMR	DSLGA	YFM	4	3000	180.0	8.4	0.88	0.88	0.22	4.0	8.0	Q1
TLV70533YFMT	DSLGA	YFM	4	250	180.0	8.4	0.88	0.88	0.22	4.0	8.0	Q1
TLV70533YFPR	DSBGA	YFP	4	3000	180.0	8.4	0.86	0.86	0.59	4.0	8.0	Q1
TLV70533YFPT	DSBGA	YFP	4	250	180.0	8.4	0.86	0.86	0.59	4.0	8.0	Q1
TLV70534YFPR	DSBGA	YFP	4	3000	180.0	8.4	0.86	0.86	0.59	4.0	8.0	Q1
TLV70534YFPT	DSBGA	YFP	4	250	180.0	8.4	0.86	0.86	0.59	4.0	8.0	Q1
TLV70536YFMR	DSLGA	YFM	4	3000	180.0	8.4	0.88	0.88	0.22	4.0	8.0	Q1
TLV70536YFMT	DSLGA	YFM	4	250	180.0	8.4	0.88	0.88	0.22	4.0	8.0	Q1
TLV70536YFPR	DSBGA	YFP	4	3000	180.0	8.4	0.86	0.86	0.59	4.0	8.0	Q1
TLV70536YFPT	DSBGA	YFP	4	250	180.0	8.4	0.86	0.86	0.59	4.0	8.0	Q1

www.ti.com 31-Dec-2017



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TLV705075YFPR	DSBGA	YFP	4	3000	182.0	182.0	20.0
TLV705075YFPT	DSBGA	YFP	4	250	182.0	182.0	20.0
TLV70509YFPR	DSBGA	YFP	4	3000	182.0	182.0	20.0
TLV70509YFPT	DSBGA	YFP	4	250	182.0	182.0	20.0
TLV70512YFPR	DSBGA	YFP	4	3000	182.0	182.0	20.0
TLV70512YFPT	DSBGA	YFP	4	250	182.0	182.0	20.0
TLV70515YFPR	DSBGA	YFP	4	3000	182.0	182.0	20.0
TLV70515YFPT	DSBGA	YFP	4	250	182.0	182.0	20.0
TLV705185YFPR	DSBGA	YFP	4	3000	182.0	182.0	20.0
TLV705185YFPT	DSBGA	YFP	4	250	182.0	182.0	20.0
TLV70518PYFPR	DSBGA	YFP	4	3000	182.0	182.0	20.0
TLV70518PYFPT	DSBGA	YFP	4	250	182.0	182.0	20.0
TLV70518YFMR	DSLGA	YFM	4	3000	210.0	185.0	35.0
TLV70518YFMT	DSLGA	YFM	4	250	210.0	185.0	35.0
TLV70518YFPR	DSBGA	YFP	4	3000	182.0	182.0	20.0
TLV70518YFPT	DSBGA	YFP	4	250	182.0	182.0	20.0
TLV70525PYFPR	DSBGA	YFP	4	3000	182.0	182.0	20.0
TLV70525PYFPT	DSBGA	YFP	4	250	182.0	182.0	20.0
TLV70525YFPR	DSBGA	YFP	4	3000	182.0	182.0	20.0
TLV70525YFPT	DSBGA	YFP	4	250	182.0	182.0	20.0




# **PACKAGE MATERIALS INFORMATION**

www.ti.com 31-Dec-2017

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TLV705285YFPR	DSBGA	YFP	4	3000	182.0	182.0	20.0
TLV705285YFPT	DSBGA	YFP	4	250	182.0	182.0	20.0
TLV70528PYFPR	DSBGA	YFP	4	3000	182.0	182.0	20.0
TLV70528PYFPT	DSBGA	YFP	4	250	182.0	182.0	20.0
TLV70528YFPR	DSBGA	YFP	4	3000	182.0	182.0	20.0
TLV70528YFPT	DSBGA	YFP	4	250	182.0	182.0	20.0
TLV70530YFMR	DSLGA	YFM	4	3000	210.0	185.0	35.0
TLV70530YFMT	DSLGA	YFM	4	250	210.0	185.0	35.0
TLV70530YFPR	DSBGA	YFP	4	3000	182.0	182.0	20.0
TLV70530YFPT	DSBGA	YFP	4	250	182.0	182.0	20.0
TLV70533PYFPR	DSBGA	YFP	4	3000	182.0	182.0	20.0
TLV70533PYFPT	DSBGA	YFP	4	250	182.0	182.0	20.0
TLV70533YFFR	DSBGA	YFF	4	3000	210.0	185.0	35.0
TLV70533YFFT	DSBGA	YFF	4	250	210.0	185.0	35.0
TLV70533YFMR	DSLGA	YFM	4	3000	210.0	185.0	35.0
TLV70533YFMT	DSLGA	YFM	4	250	210.0	185.0	35.0
TLV70533YFPR	DSBGA	YFP	4	3000	182.0	182.0	20.0
TLV70533YFPT	DSBGA	YFP	4	250	182.0	182.0	20.0
TLV70534YFPR	DSBGA	YFP	4	3000	182.0	182.0	20.0
TLV70534YFPT	DSBGA	YFP	4	250	182.0	182.0	20.0
TLV70536YFMR	DSLGA	YFM	4	3000	210.0	185.0	35.0
TLV70536YFMT	DSLGA	YFM	4	250	210.0	185.0	35.0
TLV70536YFPR	DSBGA	YFP	4	3000	182.0	182.0	20.0
TLV70536YFPT	DSBGA	YFP	4	250	182.0	182.0	20.0






#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
  2. This drawing is subject to change without notice.






NOTES: (continued)

3. Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. For more information, see Texas Instruments literature number SNVA009 (www.ti.com/lit/snva009).






NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.



# YFM (S-pSTAR-N4)

PicoStar™



NOTES:

- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
- B. This drawing is subject to change without notice.
- C. PicoStar™ package configuration.

The package size (Dimension D and E) of a particular device is specified in the device Product Data Sheet version of this drawing, in case it cannot be found in the product data sheet please contact a local TI representative.


Reference Product Data Sheet for array population. 2 x 2 matrix pattern is shown for illustration only.

F. This package is a Pb-free solder land design.

PicoStar is a trademark of Texas Instruments.








## NOTES:

NanoFree Is a trademark of Texas Instruments.

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.
- 3. NanoFree<sup>™</sup> package configuration.






NOTES: (continued)

4. Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. For more information, see Texas Instruments literature number SBVA017 (www.ti.com/lit/sbva017).





NOTES: (continued)

5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.



#### IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.