

Sample &

🖥 Buy





SBOS837-NOVEMBER 2016

TLVx314-Q1 3-MHz, Low-Power, Internal EMI Filter, RRIO, Operational Amplifier

Technical

Documents

1 Features

- Qualified for Automotive Applications
- AEC-Q100 Qualified With the Following Results:
 - Device Temperature Grade 1: -40°C to +125°C Ambient Operating Temperature Range
 - Device HBM ESD Classification Level 3A
 - Device CDM ESD Classification Level C6
- Low Offset Voltage: 0.75 mV (Typical)
- Low Input Bias Current: 1 pA (Typical)
- Wide Supply Range: 1.8 V to 5.5 V
- Rail-to-Rail Input and Output
- Gain Bandwidth: 3 MHz
- Low I_Ω: 250 µA/Ch (Maximum)
- Low Noise: 16 nV/√Hz at 1 kHz
- Internal RF and EMI Filter
- Number of Channels:
 - TLV314-Q1: 1
 - TLV2314-Q1: 2
 - TLV4314-Q1: 4
- Extended Temperature Range: -40°C to +125°C

2 Applications

- Low-Side Sensing
- Battery Management Systems
- Passive Safety
- Capacitive Sensing
- Fuel Pumps

3 Description

🥖 Tools &

Software

The TLVx314-Q1 family of single-, dual-, and quadchannel operational amplifiers represents a new generation of low-power, general-purpose operational amplifiers. Rail-to-rail input and output swings (RRIO), low quiescent current (150 μ A typically at 5 V) combine with a wide bandwidth of 3 MHz to make this family very attractive for a variety of batterypowered applications that require a good balance between cost and performance. The TLVx314-Q1 family achieves a low-input bias current of 1 pA, making it an excellent choice for high impedance sensors.

Support &

Community

2.2

The robust design of the TLVx314-Q1 devices provides ease-of-use to the circuit designer: unity-gain stability, RRIO, capacitive loads of up to 300-pF, an integrated RF and EMI rejection filter, no phase reversal in overdrive conditions, and high electrostatic discharge (ESD) protection (4-kV HBM).

These devices are optimized for low-voltage operation as low as 1.8 V (\pm 0.9 V) and up to 5.5 V (\pm 2.75 V), and are specified over the extended industrial temperature range of -40° C to $+125^{\circ}$ C.

The TLV314-Q1 (single) is available in both 5-pin SC70 and SOT-23 packages. The TLV2314-Q1 (dual) is offered in 8-pin SOIC and VSSOP packages. The quad-channel TLV4314-Q1 is offered in a 14-pin TSSOP package.

| Device information ' | | | | | |
|----------------------|------------|-------------------|--|--|--|
| PART NUMBER | PACKAGE | BODY SIZE (NOM) | | | |
| TI V244 04 | SOT-23 (5) | 2.90 mm × 1.60 mm | | | |
| TLV314-Q1 | SC70 (5) | 2.00 mm × 1.25 mm | | | |
| TLV2314-Q1 | VSSOP (8) | 3.00 mm × 3.00 mm | | | |
| 1LV2314-Q1 | SOIC (8) | 4.90 mm × 3.91 mm | | | |
| TLV4314-Q1 | TSSOP (14) | 5.00 mm × 4.40 mm | | | |
| | | | | | |

Device Information⁽¹⁾

(1) For all available packages, see the orderable addendum at the end of the data sheet.

TEXAS INSTRUMENTS

www.ti.com



Copyright © 2016, Texas Instruments Incorporated



Table of Contents

| 1 | Feat | tures | 1 |
|---|------|----------------------------------|---|
| 2 | Арр | lications | 1 |
| 3 | | cription | |
| 4 | Rev | ision History | 3 |
| 5 | Pin | Configuration and Functions | 4 |
| 6 | Spe | cifications | 7 |
| | 6.1 | Absolute Maximum Ratings | 7 |
| | 6.2 | ESD Ratings | 7 |
| | 6.3 | Recommended Operating Conditions | 7 |
| | 6.4 | Thermal Information: TLV314-Q1 | 8 |
| | 6.5 | Thermal Information: TLV2314-Q1 | 8 |
| | 6.6 | Thermal Information: TLV4314-Q1 | 8 |
| | 6.7 | Electrical Characteristics | 9 |
| | 6.8 | Typical Characteristics 1 | 0 |
| | 6.9 | Typical Characteristics 1 | 1 |
| 7 | Deta | ailed Description 14 | 4 |
| | 7.1 | Overview 1 | 4 |
| | 7.2 | Functional Block Diagram 1 | 4 |
| | 7.3 | Feature Description1 | 5 |
| | | | |

| | 7.4 | Device Functional Modes | 1 <mark>6</mark> |
|----|-------|-----------------------------------|------------------|
| 8 | Appl | ication and Implementation | 17 |
| | 8.1 | Application Information | 17 |
| | 8.2 | Typical Application | 17 |
| | 8.3 | System Examples | 18 |
| 9 | Pow | er Supply Recommendations | 20 |
| | 9.1 | Input and ESD Protection | 20 |
| 10 | Layo | out | 21 |
| | 10.1 | Layout Guidelines | 21 |
| | 10.2 | Layout Example | <mark>21</mark> |
| 11 | Devi | ice and Documentation Support | 22 |
| | 11.1 | Device Support | 22 |
| | 11.2 | Documentation Support | 22 |
| | 11.3 | Related Links | 22 |
| | 11.4 | Community Resources | <mark>22</mark> |
| | 11.5 | Trademarks | <mark>22</mark> |
| | 11.6 | Electrostatic Discharge Caution | <mark>22</mark> |
| | 11.7 | Glossary | 22 |
| 12 | | hanical, Packaging, and Orderable | |
| | Infor | mation | 23 |

4 Revision History

| DATE | REVISION | NOTES |
|---------------|----------|------------------|
| November 2016 | SBOS837* | Initial release. |



5 Pin Configuration and Functions





Pin Functions: TLV314-Q1

| | PIN | | | | |
|------|-----------------|------------|-----|---------------------------|--|
| NAME | DBV (SOT-23) | DCK (SC70) | I/O | DESCRIPTION | |
| -IN | 4 | 3 | Ι | Inverting input | |
| +IN | 3 | 1 | Ι | Noninverting input | |
| OUT | 1 | 4 | 0 | Output | |
| V- | 2 | 2 | — | Negative (lowest) supply | |
| V+ | 5 | 5 | | Positive (highest) supply | |

4





Pin Functions: TLV2314-Q1

| PIN | | 1/0 | DESCRIPTION | |
|-------|-----|-------|-------------------------------|--|
| NAME | NO. | - I/O | DESCRIPTION | |
| –IN A | 2 | I | Inverting input, channel A | |
| +IN A | 3 | I | Noninverting input, channel A | |
| –IN B | 6 | I | Inverting input, channel B | |
| +IN B | 5 | I | Noninverting input, channel B | |
| OUT A | 1 | 0 | Output, channel A | |
| OUT B | 7 | 0 | Output, channel B | |
| V– | 4 | — | Negative (lowest) supply | |
| V+ | 8 | — | Positive (highest) supply | |

Submit Documentation Feedback 5



TLV4314-Q1 PW Package 14-Pin TSSOP Top View



Pin Functions: TLV4314-Q1

| PIN | | I/O | DESCRIPTION | |
|-------|-----|-----|-------------------------------|--|
| NAME | NO. | 1/0 | DESCRIPTION | |
| –IN A | 2 | I | Inverting input, channel A | |
| +IN A | 3 | I | Noninverting input, channel A | |
| –IN B | 6 | I | Inverting input, channel B | |
| +IN B | 5 | I | Noninverting input, channel B | |
| –IN C | 9 | I | Inverting input, channel C | |
| +IN C | 10 | I | Noninverting input, channel C | |
| –IN D | 13 | I | Inverting input, channel D | |
| +IN D | 12 | I | Noninverting input, channel D | |
| OUT A | 1 | 0 | Output, channel A | |
| OUT B | 7 | 0 | Output, channel B | |
| OUT C | 8 | 0 | Output, channel C | |
| OUT D | 14 | 0 | Output, channel D | |
| V– | 11 | _ | Negative (lowest) supply | |
| V+ | 4 | _ | Positive (highest) supply | |

6



6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted).⁽¹⁾

| | | MIN | MAX | UNIT |
|-------------------------------------|---------------------------|------------|------------|------|
| Supply voltage | | | 7 | V |
| | Voltage ⁽²⁾ | (V–) – 0.5 | (V+) + 0.5 | V |
| Signal input pins | Current ⁽²⁾ | -10 | 10 | mA |
| Output short-circuit ⁽³⁾ | | Со | ntinuous | mA |
| | Specified, T _A | -40 | 125 | |
| Temperature | Junction, T _J | | 150 | °C |
| | Storage, T _{stg} | -65 | 150 | |

(1) Stresses above these ratings may cause permanent damage. Exposure to absolute maximum conditions for extended periods may degrade device reliability. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those specified is not supported.

(2) Input pins are diode-clamped to the power-supply rails. Input signals that can swing more than 0.5 V beyond the supply rails must be current limited to 10 mA or less.

(3) Short-circuit to ground, one amplifier per package.

6.2 ESD Ratings

| | | | VALUE | UNIT |
|--|---|-------|-------|------|
| V _(ESD) Electrostatic discharge | Human-body model (HBM), per AEC Q100-002 ⁽¹⁾ | ±4000 | M | |
| | Charged-device model (CDM), per AEC Q100-011 | ±1000 | V | |

(1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

| | | | MIN | NOM MAX | UNIT |
|----|-----------------------------|---------------|------|---------|------|
| Vs | Supply voltage | Single-supply | 1.8 | 5.5 | |
| | | Dual-supply | ±0.9 | ±2.75 | V |
| | Specified temperature range | | -40 | 125 | °C |

6.4 Thermal Information: TLV314-Q1

| | | TLV3 | TLV314-Q1 | | |
|-----------------------|--|--------------|------------|------|--|
| | THERMAL METRIC ⁽¹⁾ | DBV (SOT-23) | DCK (SC70) | UNIT | |
| | | 5 PINS | 5 PINS | | |
| $R_{\theta JA}$ | Junction-to-ambient thermal resistance | 228.5 | 281.4 | °C/W | |
| R _{0JC(top)} | Junction-to-case(top) thermal resistance | 99.1 | 91.6 | °C/W | |
| $R_{\theta JB}$ | Junction-to-board thermal resistance | 54.6 | 59.6 | °C/W | |
| ΨJT | Junction-to-top characterization parameter | 7.7 | 1.5 | °C/W | |
| Ψјв | Junction-to-board characterization parameter | 53.8 | 58.8 | °C/W | |

(1) For more information about traditional and new thermal metrics, see Semiconductor and IC Package Thermal Metrics (SPRA953).

6.5 Thermal Information: TLV2314-Q1

| | | TLV2 | TLV2314-Q1 | | |
|-----------------------|--|----------|-------------|------|--|
| | THERMAL METRIC ⁽¹⁾ | D (SOIC) | DGK (VSSOP) | UNIT | |
| | | 8 PINS | 8 PINS | | |
| $R_{	ext{	heta}JA}$ | Junction-to-ambient thermal resistance | 138.4 | 191.2 | °C/W | |
| R _{0JC(top)} | Junction-to-case(top) thermal resistance | 89.5 | 61.9 | °C/W | |
| $R_{\theta JB}$ | Junction-to-board thermal resistance | 78.6 | 111.9 | °C/W | |
| Ψјт | Junction-to-top characterization parameter | 29.9 | 5.1 | °C/W | |
| Ψјв | Junction-to-board characterization parameter | 78.1 | 110.2 | °C/W | |

(1) For more information about traditional and new thermal metrics, see Semiconductor and IC Package Thermal Metrics (SPRA953).

6.6 Thermal Information: TLV4314-Q1

| | | TLV4314-Q1 | UNIT | |
|-----------------------|--|------------|------|--|
| | THERMAL METRIC ⁽¹⁾ | PW (TSSOP) | | |
| | | 14 PINS | | |
| R _{0JA} | Junction-to-ambient thermal resistance | 121 | °C/W | |
| R _{0JC(top)} | Junction-to-case(top) thermal resistance | 49.4 | °C/W | |
| $R_{\theta JB}$ | Junction-to-board thermal resistance | 62.8 | °C/W | |
| ΨJT | Junction-to-top characterization parameter | 5.9 | °C/W | |
| ΨJB | Junction-to-board characterization parameter | 62.2 | °C/W | |

(1) For more information about traditional and new thermal metrics, see Semiconductor and IC Package Thermal Metrics (SPRA953).

8



6.7 Electrical Characteristics

| | PARAMETE | ER | TEST CONDITIONS | MIN TYP | MAX | UNIT |
|----------------------|--|------------------------------|--|------------|------------|--------------|
| OFFSET | VOLTAGE | | · | | | |
| V _{OS} | Input offset voltage | | $V_{CM} = (V_{S}+) - 1.3 \text{ V}, T_{A} = 25^{\circ}\text{C}$ | ±0.75 | ±3 | mV |
| dV _{OS} /dT | V _{OS} vs temperature | | $T_A = -40^{\circ}C \text{ to } +125^{\circ}C$ | 2 | | μV/°C |
| PSRR | Power-supply rejection ratio | | $V_{CM} = (V_{S}+) - 1.3 \text{ V}, T_{A} = 25^{\circ}\text{C}$ | ±30 | ±135 | μV/V |
| | Channel separation, dc | | At dc, $T_A = 25^{\circ}C$ | 100 | | dB |
| | OLTAGE RANGE | | | | | |
| V _{CM} | Common-mode voltage range | | $T_A = 25^{\circ}C$ | (V–) – 0.2 | (V+) + 0.2 | V |
| CMRR | Common-mode rejection ratio | | $ \begin{array}{l} V_{S} = 5.5 \ \text{V}, \ (\text{V}_{S}\text{-}) - 0.2 \ \text{V} < \text{V}_{\text{CM}} < (\text{V}_{\text{S}}\text{+}) - 1.3 \ \text{V}, \\ T_{\text{A}} = 25^{\circ}\text{C} \end{array} $ | 72 96 | | dB |
| | | | V_{S} = 5.5 V, V_{CM} = –0.2 V to 5.7 V $^{(2)},T_{A}$ = 25°C | 75 | | |
| INPUT B | IAS CURRENT | | | | | |
| I _B | Input bias current | | $T_A = 25^{\circ}C$ | ±1.0 | | pА |
| l _{os} | Input offset current | | $T_A = 25^{\circ}C$ | ±1.0 | | pА |
| NOISE | | | | | | |
| | Input voltage noise (peak-to-peak) | | $f = 0.1$ Hz to 10 Hz, $T_A = 25^{\circ}C$ | 5 | | μV_{PF} |
| | | donsity | $f = 10 \text{ kHz}, \text{ T}_{\text{A}} = 25^{\circ}\text{C}$ | 15 | | nV/√F |
| e _n | Input voltage noise o | density | $f = 1 \text{ kHz}, \text{ T}_{\text{A}} = 25^{\circ}\text{C}$ | 16 | | |
| in | Input current noise c | lensity | $f = 1 \text{ kHz}, \text{ T}_{\text{A}} = 25^{\circ}\text{C}$ | 6 | | fA/√F |
| INPUT C | APACITANCE | | | · · · | | |
| 0 | 1 | Differential | $V_{S} = 5 V, T_{A} = 25^{\circ}C$ | 1 | | - |
| C _{IN} | Input capacitance | Common-mode | V _S = 5 V, T _A = 25°C | 5 | | pF |
| OPEN-LC | DOP GAIN | | · | | 4 | |
| ٨ | | | $ \begin{array}{l} {\sf V}_{\sf S} = 1.8 \ {\sf V} \ {\rm to} \ 5.5 \ {\sf V}, \ 0.2 \ {\sf V} < {\sf V}_{\sf O} < ({\sf V} +) - 0.2 \ {\sf V}, \\ {\sf R}_{\sf L} = 10 \ {\sf k}\Omega, \ {\sf T}_{\sf A} = 25^{\circ}{\sf C} \end{array} $ | 85 115 | | -10 |
| A _{OL} | | | $ \begin{array}{l} V_{S} = 1.8 \ V \ to \ 5.5 \ V, \ 0.5 \ V < V_{O} < (V+) - 0.5 \ V, \\ R_{L} = 2 \ k \Omega^{(2)}, \ T_{A} = 25^{\circ} C \end{array} $ | 85 100 | | dB |
| | Phase margin | | $V_S=5~V,~G=1,~R_L=10~k\Omega,~T_A=25^\circ C$ | 65 | | 0 |
| FREQUE | NCY RESPONSE | | | | | |
| | Coin handwidth prod | ducat | $V_{S} = 1.8 \text{ V}, \text{ R}_{L} = 10 \text{ k}\Omega, \text{ C}_{L} = 10 \text{ pF}, \text{ T}_{A} = 25^{\circ}\text{C}$ | 2.7 | | NAL I- |
| GBW | Gain-bandwidth proc | duct | V_{S} = 5 V, R_{L} = 10 k Ω , C_{L} = 10 pF, T_{A} = 25°C | 3 | | MHz |
| SR | Slew rate ⁽³⁾ | | V _S = 5 V, G = 1, T _A = 25°C | 1.5 | | V/µs |
| t _S | Settling time | | To 0.1%, $V_S = 5 V$, 2-V step , G = 1, $T_A = 25^{\circ}C$ | 3 | | μS |
| | Overload recovery ti | me | $V_{\rm S} = 5 \text{ V}, V_{\rm IN} \times \text{gain} > V_{\rm S}, T_{\rm A} = 25^{\circ}\text{C}$ | 8 | | μS |
| THD+N | Total harmonic disto | rtion + noise ⁽⁴⁾ | $ \begin{array}{l} V_S=5~V,~V_O=1~V_{RMS},~G=1,~f=1~kHz,\\ R_L=10~k\Omega,~T_A=25^\circ C \end{array} $ | 0.005% | | |
| OUTPUT | | | | | | |
| Vo | Voltage output swing from supply rails | | V_{S} = 1.8 V to 5.5 V, R_{L} = 10 k Ω,T_{A} = 25°C | 5 | 25 | mV |
| * 0 | | | V_{S} = 1.8 V to 5.5 V, R_{L} = 2 k Ω,T_{A} = 25°C | 22 | 45 | IIIV |
| I _{SC} | Short-circuit current | | $V_{\rm S} = 5 \rm V, T_{\rm A} = 25^{\circ} \rm C$ | ±20 | | mA |
| R _o | Open-loop output impedance | | $V_{S} = 5.5 \text{ V}, f = 100 \text{ Hz}, T_{A} = 25^{\circ}\text{C}$ | 570 | | Ω |
| POWER | SUPPLY | | | | | |
| Vs | Specified voltage range | | | 1.8 | 5.5 | V |
| lq | Quiescent current pe temperature | er amplifier, over | $V_{\rm S} = 5 \text{ V}, \text{ I}_{\rm O} = 0 \text{ mA}, \text{ T}_{\rm A} = -40^{\circ}\text{C} \text{ to } +125^{\circ}\text{C}$ | 150 | 250 | μA |
| TEMPER | ATURE | | | · · | | |
| | Specified range | | | -40 | 125 | °C |
| T _{stg} | Storage range | | | -65 | 150 | °C |

(1) Parameters with minimum or maximum specification limits are 100% production tested at 25°C, unless otherwise noted. Overtemperature limits are based on characterization and statistical analysis.

(2) Specified by design and characterization; not production tested.

Signifies the slower value of the positive or negative slew rate. Third-order filter; bandwidth = 80 kHz at -3 dB.

(3) (4)

6.8 Typical Characteristics

Table 1. Table of Graphs

| TITLE | FIGURE | | | |
|--|-----------|--|--|--|
| Open-Loop Gain and Phase vs Frequency | Figure 1 | | | |
| Quiescent Current vs Supply Voltage | Figure 2 | | | |
| Offset Voltage Production Distribution | Figure 3 | | | |
| Offset Voltage vs Common-Mode Voltage (Maximum Supply) | Figure 4 | | | |
| Input Voltage Noise Spectral Density vs Frequency (1.8 V, 5.5 V) | Figure 5 | | | |
| Input Bias and Offset Current vs Temperature | Figure 6 | | | |
| Output Voltage Swing vs Output Current (Overtemperature) | Figure 7 | | | |
| Small-Signal Overshoot vs Load Capacitance | Figure 8 | | | |
| Small-Signal Step Response, Noninverting (1.8 V) | Figure 9 | | | |
| Large-Signal Step Response, Noninverting (1.8 V) | Figure 10 | | | |
| No Phase Reversal | Figure 11 | | | |
| Channel Separation vs Frequency (Dual) | Figure 12 | | | |
| EMIRR | Figure 13 | | | |



6.9 Typical Characteristics

at T_A = 25°C, R_L = 10 k Ω connected to V_S / 2, V_{CM} = V_S / 2, and V_{OUT} = V_S / 2 (unless otherwise noted)



Typical Characteristics (continued)

at $T_A = 25^{\circ}C$, $R_L = 10 \text{ k}\Omega$ connected to $V_S / 2$, $V_{CM} = V_S / 2$, and $V_{OUT} = V_S / 2$ (unless otherwise noted)





Typical Characteristics (continued)



TEXAS INSTRUMENTS

www.ti.com

7 Detailed Description

7.1 Overview

The TLVx314-Q1 is a family of low-power, rail-to-rail input and output operational amplifiers specifically designed for portable applications. These devices operate from 1.8 V to 5.5 V, are unity-gain stable, and suitable for a wide range of general-purpose applications. The class AB output stage is capable of driving \leq 10-k Ω loads connected to any point between V+ and ground. The input common-mode voltage range includes both rails, and allows the TLVx314-Q1 to be used in virtually any single-supply application. Rail-to-rail input and output swing significantly increases dynamic range, especially in low-supply applications, and makes these devices suitable for driving sampling analog-to-digital converters (ADCs).

The TLVx314-Q1 family features 3-MHz bandwidth and 1.5-V/ μ s slew rate with only 150- μ A supply current per channel, providing good ac performance at very-low-power consumption. DC applications are also well served with a very low input noise voltage of 14 nV / \sqrt{Hz} at 1 kHz, low input bias current (0.2-pA), and a typical input offset voltage of 0.5 mV.

7.2 Functional Block Diagram





7.3 Feature Description

7.3.1 Operating Voltage

The TLVx314-Q1 series of operational amplifiers is fully specified and ensured for operation from 1.8 V to 5.5 V. In addition, many specifications apply from -40° C to $+125^{\circ}$ C. Parameters that vary significantly with operating voltages or temperature are provided in the *Typical Characteristics* section. Bypass power-supply pins with 0.01-µF ceramic capacitors.

7.3.2 Rail-to-Rail Input

The input common-mode voltage range of the TLVx314-Q1 extends 200 mV beyond the supply rails. This performance is achieved with a complementary input stage: an N-channel input differential pair in parallel with a P-channel differential pair, as shown in the *Functional Block Diagram*. The N-channel pair is active for input voltages close to the positive rail, typically (V+) - 1.3 V to 200 mV above the positive supply, and the P-channel pair is on for inputs from 200 mV below the negative supply to approximately (V+) - 1.3 V. There is a small transition region, typically (V+) - 1.4 V to (V+) - 1.2 V, in which both pairs are on. This 200-mV transition region may vary up to 300 mV with process variation. Thus, the transition region (with both stages on) ranges from (V+) - 1.7 V to (V+) - 1.5 V on the low end, up to (V+) - 1.1 V to (V+) - 0.9 V on the high end. Within this transition region, PSRR, CMRR, offset voltage, offset drift, and THD can degrade compared to device operation outside this region.

7.3.3 Rail-to-Rail Output

Designed as a micro-power, low-noise operational amplifier, the TLVx314-Q1 delivers a robust output drive capability. A class AB output stage with common-source transistors achieves full rail-to-rail output swing capability. For resistive loads up to $10-k\Omega$, the output typically swings to within 5 mV of either supply rail regardless of the applied power-supply voltage. Different load conditions change the ability of the amplifier to swing close to the rails, as shown in Figure 7.

7.3.4 Common-Mode Rejection Ratio (CMRR)

The CMRR for the TLVx314-Q1 is specified in several ways so the best match for a given application can be used; see the *Electrical Characteristics* table. First, the CMRR of the device in the common-mode range below the transition region $[V_{CM} < (V+) - 1.3 V]$ is given. This specification is the best indicator of the capability of the device when the application requires using one of the differential input pairs. Second, the CMRR over the entire common-mode range is specified at ($V_{CM} = -0.2 V$ to 5.7 V). This last value includes the variations measured through the transition region, as shown in Figure 4.



Feature Description (continued)

7.3.5 Capacitive Load and Stability

The TLVx314-Q1 is designed for applications where driving a capacitive load is required. As with all operational amplifiers, there may be specific instances where the TLVx314-Q1 can become unstable. The particular operational amplifier circuit configuration, layout, gain, and output loading are some of the factors to consider when establishing whether or not an amplifier is stable in operation. An operational amplifier in the unity-gain (1 V/V) buffer configuration that drives a capacitive load exhibits a greater tendency to be unstable than an amplifier operated at a higher noise gain. The capacitive load, in conjunction with the operational amplifier output resistance, creates a pole within the feedback loop that degrades the phase margin. The degradation of the phase margin increases when capacitive loading increases. When operating in the unity-gain configuration, the TLVx314-Q1 remains stable with a pure capacitive load up to approximately 1 nF. The equivalent series resistance (ESR) of some very large capacitors (C_L capacitors with a value greater than 1 μ F) is sufficient to alter the phase characteristics in the feedback loop so the amplifier remains stable. Increasing the amplifier closed-loop gain allows the amplifier to drive increasingly larger capacitance. This increased capability is evident when measuring the overshoot response of the amplifier at higher voltage gains, as shown in Figure 8.

Inserting a small resistor (typically $10-\Omega$ to $20-\Omega$) can increase the capacitive load drive of the amplifier in a unitygain configuration, as shown in Figure 14. This resistor significantly reduces the overshoot and ringing associated with large capacitive loads. One possible problem with this technique, however, is that a voltage divider is created with the added series resistor and any resistor connected in parallel with the capacitive load. The voltage divider introduces a gain error at the output that reduces the output swing.



Figure 14. Improving Capacitive Load Drive

7.3.6 EMI Susceptibility and Input Filtering

Operational amplifiers vary with regard to the susceptibility of the device to electromagnetic interference (EMI). If conducted EMI enters the operational amplifier, the dc offset at the amplifier output can shift from the nominal value when EMI is present. This shift is a result of signal rectification associated with the internal semiconductor junctions. Although EMI can affect all operational amplifier pin functions, the signal input pins are likely to be the most susceptible. The TLVx314-Q1 operational amplifier family incorporates an internal input low-pass filter that reduces the amplifiers response to EMI. The filter provides common-mode and differential mode filtering. The filter is designed for a cutoff frequency of approximately 80 MHz (–3 dB), with a roll-off of 20 dB per decade.

Texas Instruments has developed the ability to accurately measure and quantify the immunity of an operational amplifier over a broad frequency spectrum extending from 10 MHz to 6 GHz. The EMI rejection ratio (EMIRR) metric allows operational amplifiers to be directly compared to the EMI immunity. Figure 13 illustrates the testing results on the TLVx314-Q1. For more detailed information, see *EMI Rejection Ratio of Operational Amplifiers* (SBOA128), available for download from www.ti.com.

7.4 Device Functional Modes

The TLVx314-Q1 family has a single functional mode. These devices are powered on as long as the power-supply voltage is between 1.8 V (\pm 0.9 V) and 5.5 V (\pm 2.75 V).



8 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

The TLVx314-Q1 device is a low-power, rail-to-rail input and output operational amplifier specifically designed for portable applications. These devices operate from 1.8 V to 5.5 V, are unity-gain stable, and suitable for a wide range of general-purpose applications. The class AB output stage is capable of driving \leq 10-k Ω loads connected to any point between V+ and ground. The input common-mode voltage range includes both rails, and allows the TLVx314-Q1 family to be used in virtually any single-supply application. Rail-to-rail input and output swing significantly increases dynamic range, especially in low-supply applications, and makes the device suitable for driving sampling analog-to-digital converters (ADCs).

The TLVx314-Q1 features a 3-MHz bandwidth and 1.5-V/ μ s slew rate with only 150- μ A supply current per channel, providing good ac performance at very-low-power consumption. DC applications are also well served with a very-low input noise voltage of 14 nV/ \sqrt{Hz} at 1 kHz, low-input bias current (0.2 pA), and a typical input offset voltage of 0.5 mV.

8.2 Typical Application

A typical application for an operational amplifier is an inverting amplifier, as shown in Figure 15. An inverting amplifier takes a positive voltage on the input and outputs a signal inverted to the input, making a negative voltage of the same magnitude. In the same manner, the amplifier also makes negative input voltages positive on the output. In addition, amplification can be added by selecting the input resistor (R_I) and the feedback resistor (R_F).



Figure 15. Application Schematic

8.2.1 Design Requirements

The supply voltage must be chosen to be larger than the input voltage range and the desired output range. The limits of the input common-mode range (V_{CM}) and the output voltage swing to the rails (V_O) must also be considered. For instance, this application scales a signal of ±0.5 V (1 V) to ±1.8 V (3.6 V). Setting the supply at ±2.5 V is sufficient to accommodate this application.

8.2.2 Detailed Design Procedure

Calculate the gain required by the inverting amplifier using Equation 1 and Equation 2:

$$A_{V} = \frac{V_{OUT}}{V_{IN}}$$
(1)
$$A_{V} = \frac{1.8}{-0.5} = -3.6$$
(2)

Copyright © 2016, Texas Instruments Incorporated

Submit Documentation Feedback 17

TEXAS INSTRUMENTS

Typical Application (continued)

When the desired gain is determined, select a value for R_I or R_F . Selecting a value in the kilohm range is desirable for general-purpose applications because the amplifier circuit uses currents in the milliamp range. This milliamp current range ensures the device does not draw too much current. The trade-off is that very large resistors (hundreds of kilohms) draw the smallest current, but generate the highest noise. Very small resistors (hundreds of ohms) generate low noise but draw high current. This example uses 10 k Ω for R_I , and R_F uses 36 k Ω . These values are calculated using Equation 3:

$$A_V = -\frac{R_F}{R_I}$$

(3)

8.2.3 Application Curve



Figure 16. Inverting Amplifier Input and Output

8.3 System Examples

When receiving low-level signals, limiting the bandwidth of the incoming signals into the system is often required. The simplest way to establish this limited bandwidth is to place an RC filter at the noninverting terminal of the amplifier, as Figure 17 shows.



Figure 17. Single-Pole, Low-Pass Filter

If even more attenuation is needed, a multiple pole filter is required. The Sallen-Key filter can be used for this task, as Figure 18 shows. For best results, the amplifier must have a bandwidth that is eight to ten times the filter frequency bandwidth. Failure to follow this guideline can result in phase shift of the amplifier.



TLV314-Q1, TLV2314-Q1, TLV4314-Q1 _____SBOS837 - NOVEMBER 2016

www.ti.com

System Examples (continued)



Figure 18. Two-Pole, Low-Pass, Sallen-Key Filter



9 Power Supply Recommendations

The TLVx314-Q1 family is specified for operation from 1.8 V to 5.5 V (\pm 0.9 V to \pm 2.75 V); many specifications apply from -40°C to +125°C. *Typical Characteristics* presents parameters that can exhibit significant variance with regard to operating voltage or temperature.

CAUTION

Supply voltages larger than 7 V can permanently damage the device (see the *Absolute Maximum Ratings* table).

Place $0.1-\mu F$ bypass capacitors close to the power-supply pins to reduce errors coupling in from noisy or highimpedance power supplies. For more detailed information on bypass capacitor placement; see *Layout Guidelines*.

9.1 Input and ESD Protection

The TLVx314-Q1 family incorporates internal electrostatic discharge (ESD) protection circuits on all pins. In the case of input and output pins, this protection primarily consists of current-steering diodes connected between the input and power-supply pins. These ESD protection diodes provide in-circuit, input overdrive protection, as long as the current is limited to 10 mA, as stated in the *Absolute Maximum Ratings* table. Figure 19 shows how a series input resistor can be added to the driven input to limit the input current. The added resistor contributes thermal noise at the amplifier input, which must be kept to a minimum in noise-sensitive applications.



Figure 19. Input Current Protection



10 Layout

10.1 Layout Guidelines

For best operational performance of the device, use good printed circuit board (PCB) layout practices, including:

- Noise can propagate into analog circuitry through the power pins of the circuit as a whole and the
 operational amplifier. Use bypass capacitors to reduce the coupled noise by providing low-impedance
 power sources local to the analog circuitry.
 - Connect low-ESR, 0.1-µF ceramic bypass capacitors between each supply pin and ground, placed as close to the device as possible. A single bypass capacitor from V+ to ground is applicable for singlesupply applications.
- Separate grounding for analog and digital portions of the circuitry is one of the simplest and most
 effective methods of noise suppression. One or more layers on multilayer PCBs are typically devoted to
 ground planes. A ground plane helps distribute heat and reduces EMI noise pickup. Take care to
 physically separate digital and analog grounds, paying attention to the flow of the ground current. For
 more detailed information, see *Circuit Board Layout Techniques* (SLOA089).
- To reduce parasitic coupling, run the input traces as far away from the supply or output traces as possible. If these traces cannot be kept separate, crossing the sensitive trace perpendicularly is much better than crossing in parallel with the noisy trace.
- Place the external components as close to the device as possible. Keep R_F and R_G close to the inverting input in order to minimize parasitic capacitance, as shown in Figure 20.
- Keep the length of input traces as short as possible. Always remember that the input traces are the most sensitive part of the circuit.
- Consider a driven, low-impedance guard ring around the critical traces. A guard ring can significantly reduce leakage currents from nearby traces that are at different potentials.

10.2 Layout Example



(Schematic Representation)



Figure 20. Operational Amplifier Board Layout for Noninverting Configuration



11 Device and Documentation Support

11.1 Device Support

11.1.1 Development Support

11.2 Documentation Support

11.2.1 Related Documentation

For related documentation, see the following:

- EMI Rejection Ratio of Operational Amplifiers (SBOA128).
- Circuit Board Layout Techniques (SLOA089).
- QFN/SON PCB Attachment (SLUA271).
- Quad Flatpack No-Lead Logic Packages (SCBA017).

11.3 Related Links

Table 2 lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

| PARTS | PRODUCT FOLDER | SAMPLE & BUY | TECHNICAL DOCUMENTS | TOOLS & SOFTWARE | SUPPORT & COMMUNITY | |
|------------|----------------|--------------|------------------------|---------------------|------------------------|--|
| TLV314-Q1 | Click here | Click here | Click here | Click here | Click here | |
| TLV2314-Q1 | Click here | Click here | Click here | Click here | Click here | |
| TLV4314-Q1 | Click here | Click here | Click here | Click here | Click here | |

Table 2. Related Links

11.4 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E[™] Online Community *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support TI's Design Support Quickly find helpful E2E forums along with design support tools and contact information for technical support.

11.5 Trademarks

E2E is a trademark of Texas Instruments. All other trademarks are the property of their respective owners.

11.6 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

11.7 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.



12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



1-Jan-2017

PACKAGING INFORMATION

| Orderable Device | Status | Package Type | • | Pins | • | Eco Plan | Lead/Ball Finish | MSL Peak Temp | Op Temp (°C) | Device Marking | Samples |
|------------------|---------|--------------|---------|------|------|----------------------------|------------------|---------------------|--------------|----------------|---------|
| | (1) | | Drawing | | Qty | (2) | (6) | (3) | | (4/5) | |
| TLV2314QDGKRQ1 | PREVIEW | VSSOP | DGK | 8 | 2500 | TBD | Call TI | Call TI | -40 to 125 | | |
| TLV2314QDRQ1 | PREVIEW | SOIC | D | 8 | 2500 | TBD | Call TI | Call TI | -40 to 125 | | |
| TLV314QDBVRQ1 | ACTIVE | SOT-23 | DBV | 5 | 3000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR | -40 to 125 | 16SD | Samples |
| TLV314QDBVTQ1 | ACTIVE | SOT-23 | DBV | 5 | 250 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR | -40 to 125 | 16SD | Samples |
| TLV4314QPWRQ1 | PREVIEW | TSSOP | PW | 14 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR | -40 to 125 | V4314Q1 | |

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.



1-Jan-2017

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF TLV2314-Q1, TLV314-Q1, TLV4314-Q1 :

- Catalog: TLV2314, TLV314, TLV4314
- NOTE: Qualified Version Definitions:
 - Catalog TI's standard catalog product

PW (R-PDSO-G14)

PLASTIC SMALL OUTLINE



A. An integration of the information o

Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.

Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.

E. Falls within JEDEC MO-153





NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



D (R-PDSO-G8)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AA.



DBV (R-PDSO-G5)

PLASTIC SMALL-OUTLINE PACKAGE



- All linear dimensions are in millimeters. A.
 - This drawing is subject to change without notice. Β.
 - Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side. C.
 - D. Falls within JEDEC MO-178 Variation AA.



DBV (R-PDSO-G5)

PLASTIC SMALL OUTLINE



NOTES:

A. All linear dimensions are in millimeters.B. This drawing is subject to change without notice.

- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.



DGK (S-PDSO-G8)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 per end.

- D Body width does not include interlead flash. Interlead flash shall not exceed 0.50 per side.
- E. Falls within JEDEC MO-187 variation AA, except interlead flash.



IMPORTANT NOTICE FOR TI DESIGN INFORMATION AND RESOURCES

Texas Instruments Incorporated ('TI") technical, application or other design advice, services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using any particular TI Resource in any way, you (individually or, if you are acting on behalf of a company, your company) agree to use it solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources.

You understand and agree that you remain responsible for using your independent analysis, evaluation and judgment in designing your applications and that you have full and exclusive responsibility to assure the safety of your applications and compliance of your applications (and of all TI products used in or for your applications) with all applicable regulations, laws and other applicable requirements. You represent that, with respect to your applications, you have all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. You agree that prior to using or distributing any applications. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

You are authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING TI RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY YOU AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

You agree to fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of your noncompliance with the terms and provisions of this Notice.

This Notice applies to TI Resources. Additional terms apply to the use and purchase of certain types of materials, TI products and services. These include; without limitation, TI's standard terms for semiconductor products http://www.ti.com/sc/docs/stdterms.htm), evaluation modules, and samples (http://www.ti.com/sc/docs/stdterms.htm), evaluation

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2017, Texas Instruments Incorporated