SGLS192B - OCTOBER 2003 - REVISED APRIL 2008

- **Qualified for Automotive Applications**
- **ESD Protection Exceeds 2000 V Per** MIL-STD-883, Method 3015; Exceeds 150 V (TLV2252/52A) and 100 V (TLV2254/54A) Using Machine Model (C = 200 pF, R = 0)
 - Output Swing Includes Both Supply Rails
 - Low Noise . . . 19 nV/ $\sqrt{\text{Hz}}$ Typ at f = 1 kHz
 - Low Input Bias Current . . . 1 pA Typ
- Fully Specified for Both Single-Supply and **Split-Supply Operation**

description

The TLV2252 and TLV2254 are dual and quadruple low-voltage operational amplifiers from Texas Instruments. Both devices exhibit rail-to-rail output performance for increased dynamic range in single- or split-supply applications. The TLV225x family consumes only 34 µA of supply current per channel. This micropower operation makes them good choices for battery-powered applications. This family is fully characterized at 3 V and 5 V and is optimized for low-voltage applications. The noise performance has been dramatically improved over previous generations of CMOS amplifiers. The TLV225x has a noise level of 19 nV/ \sqrt{Hz} at 1kHz, four times lower than competitive micropower solutions.

The TLV225x, exhibiting high input impedance and low noise, are excellent for small-signal conditioning for high-impedance sources, such as piezoelectric transducers. Because of the micropower dissipation levels combined with 3-V operation, these devices work well in hand-held

- Very Low Power . . . 34 μA Per Channel Typ
- Common-Mode Input Voltage Range **Includes Negative Rail**
- Low Input Offset Voltage 850 μ V Max at T_A = 25°C
- Wide Supply Voltage Range 2.7 V to 16 V
- **Macromodel Included**

HIGH-LEVEL OUTPUT VOLTAGE VS HIGH-LEVEL OUTPUT CURRENT




Figure 1

monitoring and remote-sensing applications. In addition, the rail-to-rail output feature with single or split supplies makes this family a great choice when interfacing with analog-to-digital converters (ADCs). For precision applications, the TLV225xA family is available and has a maximum input offset voltage of 850 μV.

The TLV2252/4 also make great upgrades to the TLV2322/4 in standard designs. They offer increased output dynamic range, lower noise voltage, and lower input offset voltage. This enhanced feature set allows them to be used in a wider range of applications. For applications that require higher output drive and wider input voltage range, see the TLV2432 and TLV2442 devices. If your design requires single amplifiers, please see the TLV2211/21/31 family. These devices are single rail-to-rail operational amplifiers in the SOT-23 package. Their small size and low power consumption, make them ideal for high density, battery-powered equipment.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Advanced LinCMOS is a trademark of Texas Instruments



TLV225x-Q1, TLV225xA-Q1 Advanced LinCMOS™ RAIL-TO-RAIL VERY LOW-POWER OPERATIONAL AMPLIFIERS


SGLS192B - OCTOBER 2003 - REVISED APRIL 2008

ORDERING INFORMATION†


TA	V _{IO} max AT 25°C	PACK	AGE [‡]	ORDERABLE PART NUMBER	TOP-SIDE MARKING
	050 1/	SOIC (D)	Tape and reel	TLV2252AQDRQ1	2252AQ
4000 1- 40500	850 μV	TSSOP (PW)	Tape and reel	TLV2252AQPWRQ1§	
–40°C to 125°C	1500 μV	SOIC (D)	Tape and reel	TLV2252QDRQ1	2252Q1
		TSSOP (PW)	Tape and reel	TLV2252QPWRQ1§	
	050 1/	SOIC (D)	Tape and reel	TLV2254AQDRQ1	TLV2254AQ1
4000 1- 40500	850 μV	TSSOP (PW)	Tape and reel	TLV2254AQPWRQ1§	
–40°C to 125°C	4500 \/	SOIC (D)	Tape and reel	TLV2254QDRQ1	TLV2254Q1
	1500 μV	TSSOP (PW)	Tape and reel	TLV2254QPWRQ1§	

[†] For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at http://www.ti.com.

[§] Product preview



[‡] Package drawings, thermal data, and symbolization are available at http://www.ti.com/packaging.





TLV225x-Q1, TLV225xA-Q1 Advanced LinCMOS™ RAIL-TO-RAIL VERY LOW-POWER OPERATIONAL AMPLIFIERS

SGLS192A - OCTOBER 2003 - REVISED MARCH 2004

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage, V _{DD} (see Note 1)	16 V
Differential input voltage, V _{ID} (see Note 2)	±V _{DD}
Input voltage range, V _I (any input, see Note 1)	
Input current, I _I (each input)	±5 mA
Output current, I _O	±50 mA
Total current into V _{DD+}	±50 mA
Total current out of V _{DD}	±50 mA
Duration of short-circuit current (at or below) 25°C (see Note 3)	unlimited
Continuous total power dissipation	See Dissipation Rating Table
Operating free-air temperature range, T _A : Q Suffix	–40°C to 125°C
Storage temperature range, T _{stq}	–65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds: D and	PW packages 260°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. All voltage values, except differential voltages, are with respect to V_{DD} _.
 - 2. Differential voltages are at the noninverting input with respect to the inverting input. Excessive current flows when input is brought below VDD = -0.3 V.
 - 3. The output may be shorted to either supply. Temperature and/or supply voltages must be limited to ensure that the maximum dissipation rating is not exceeded.

DISSIPATION RATING TABLE

PACKAGE	$T_{\mbox{A}} \le 25^{\circ}\mbox{C}$ POWER RATING	DERATING FACTOR ABOVE T _A = 25°C	T _A = 85°C POWER RATING	T _A = 125°C POWER RATING
D-8	725 mW	5.8 mW/°C	377 mW	145 mW
D-14	950 mW	7.6 mW/°C	494 mW	190 mW
PW-8	525 mW	4.2 mW/°C	273 mW	105 mW
PW-14	700 mW	5.6 mW/°C	364 mW	140 mW

recommended operating conditions

	MIN	MAX	UNIT
Supply voltage, V _{DD} (see Note 1)	2.7	16	V
Input voltage range, V _I	V _{DD} -	V _{DD+} -1.3	V
Common-mode input voltage, V _{IC}	V_{DD-}	V _{DD+} -1.3	V
Operating free-air temperature, T _A	-40	125	°C

NOTE 1: All voltage values, except differential voltages, are with respect to VDD _.



TLV2252-Q1 electrical characteristics at specified free-air temperature, V_{DD} = 3 V (unless otherwise noted)

	DADAMETER	TEST COL	IDITIONS	- +	TL	V2252-0	21	TLV	/2252A-	Q1	
	PARAMETER	TEST CON	IDITIONS	T _A †	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
V _{IO}	Input offset voltage			25°C		200	1500		200	850	μV
۷IO	input onset voltage			Full range			1750			1000	μν
αΛΙΟ	Temperature coefficient of input offset voltage			25°C to 85°C		0.5			0.5		μV/°C
	Input offset voltage long-term drift (see Note 4)	$V_{DD\pm} = \pm 1.5 \text{ V},$ $V_{O} = 0,$	$V_{IC} = 0$, $R_S = 50 \Omega$	25°C		0.003			0.003		μV/mo
lio	Input offset current			25°C		0.5	60		0.5	60	pА
10	input onoct ourient]		125°C			1000			1000	P/ \
I _{IB}	Input bias current			25°C		1	60		1	60	pА
אוי	Input bias current			125°C			1000			1000	рΑ
V _{ICR}	Common-mode input	$R_S = 50 \Omega$	V _{IO} ≤5 mV	25°C	0 to 2	-0.3 to 2.2		0 to 2	-0.3 to 2.2		V
TOK	voltage range		· O = 0 ···· ·	Full range	0 to 1.7			0 to 1.7			,
		$I_{OH} = -20 \mu A$		25°C		2.98			2.98		
Vон	High-level output	Jour = -75 uA		25°C	2.9			2.9			V
VOH	voltage	ΙΟΗ = -75 μΑ		Full range	2.8			2.8			V
		$I_{OH} = -150 \mu A$		25°C	2.8			2.8			
		$V_{IC} = 1.5 V$,	$I_{OL} = 50 \mu A$	25°C		10			10		
	Low-level output	V _{IC} = 1.5 V,	I _{OL} = 500 μA	25°C		100	150		100	150	
VOL	voltage	VIC = 1.0 V,	10L = 000 μ/τ	Full range			165			165	mV
	ŭ	V _{IC} = 1.5 V,	I _{OL} = 1 mA	25°C		200	300		200	300	
		VIC = 1.0 V,		Full range			300			300	
	Large-signal differential	V _{IC} = 1.5 V,	$R_{L} = 100 \text{ k}\Omega^{\ddagger}$	25°C	100	250		100	250		
AVD	voltage amplification	$V_0 = 1 \text{ V to 2 V}$		Full range	10			10			V/mV
		ŭ	$R_L = 1 M\Omega^{\ddagger}$	25°C		800			800		
^r i(d)	Differential input resistance			25°C		10 ¹²			10 ¹²		Ω
r _{i(c)}	Common-mode input resistance			25°C		1012			1012		Ω
c _{i(c)}	Common-mode input capacitance	f = 10 kHz		25°C		8			8		pF
z _O	Closed-loop output impedance	f = 25 kHz,	A _V = 10	25°C		220			220		Ω
CMRR	Common-mode rejection	$V_{IC} = 0 \text{ to } 1.7 \text{ V},$	V _O = 1.5 V,	25°C	65	75		65	77		dB
CIVIRR	ratio	$R_S = 50 \Omega$		Full range	60			60			ub
kovio	Supply voltage rejection	$V_{DD} = 2.7 \text{ V to } 8$		25°C	80	95		80	100		dB
ksvr	ratio (ΔV _{DD} /ΔV _{IO})	$V_{IC} = V_{DD}/2$,	No load	Full range	80			80			ub
loc	Supply current	V _O = 1.5 V,	No load	25°C		68	125		68	125	μА
IDD	Supply Sulfolit	V 0 = 1.5 V,	140 1000	Full range			150			150	μΑ

[†]Full range is -40°C to 125°C for Q level part.

NOTE 4: Typical values are based on the input offset voltage shift observed through 500 hours of operating life test at $T_A = 150^{\circ}C$ extrapolated to $T_A = 25^{\circ}C$ using the Arrhenius equation and assuming an activation energy of 0.96 eV.



[‡]Referenced to 1.5 V

TLV225x-Q1, TLV225xA-Q1 Advanced LinCMOS™ RAIL-TO-RAIL VERY LOW-POWER OPERATIONAL AMPLIFIERS SGLS192A - OCTOBER 2003 - REVISED MARCH 2004

TLV2252-Q1 operating characteristics at specified free-air temperature, $V_{DD} = 3 \text{ V}$

	DADAMETED	TEGT CONDIT	TONO	- +	TLV	/2252-C	11	TLV	2252A-0	Q1	LINUT
	PARAMETER	TEST CONDIT	IONS	T _A †	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
		V _O = 0.8 V to 1.4 V, F	P 100 kOt	25°C	0.07	0.1		0.07	0.1		
SR	Slew rate at unity gain	C _L = 100 pF [‡]	1.4 v, K[= 100 ks2+,		0.05			0.05			V/µs
.,	Equivalent input noise	f = 10 Hz		25°C		35			35		nV/√ Hz
V _n	voltage	f = 1 kHz		25°C		19			19		110/\ПZ
\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	Peak-to-peak	f = 0.1 Hz to 1 Hz		25°C		0.6			0.6		
V _{N(PP)}	equivalent input noise voltage	f = 0.1 Hz to 10 Hz		25°C	1.1		1.1			μV	
In	Equivalent input noise current			25°C		0.6			0.6		fA/√Hz
	Gain-bandwidth product	f = 1 kHz, F C _L = 100 pF [‡]	$R_L = 50 \text{ k}\Omega^{\ddagger}$,	25°C		0.187			0.187		MHz
B _{OM}	Maximum output-swing bandwidth	$V_{O(PP)} = 1 \text{ V},$ $R_{L} = 50 \text{ k}\Omega^{\ddagger},$	Ay = 1, CL = 100 pF [‡]	25°C		60			60		kHz
φm	Phase margin at unity gain	$R_L = 50 \text{ k}\Omega^{\ddagger}$,	C _L = 100 pF [‡]	25°C		63°			63°		
	Gain margin			25°C		15	·		15		dB

[†] Full range is –40°C to 125°C for Q level part.



[‡]Referenced to 1.5 V

TLV2252-Q1 electrical characteristics at specified free-air temperature, V_{DD} = 5 V (unless otherwise noted)

	DADAMETER	TEST COM	IDITIONS	- +	TL	V2252-0	Q1	TLV	2252A-	Q1	
	PARAMETER	TEST CON	DITIONS	T _A †	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
\/ı o	Input offset voltage			25°C		200	1500		200	850	μV
VIO	input onset voltage			Full range			1750			1000	μν
αVIO	Temperature coefficient of input offset voltage			25°C to 85°C		0.5			0.5		μV/°C
	Input offset voltage long- term drift (see Note 4)	$V_{DD\pm} = \pm 2.5 \text{ V}, V_{O} = 0,$	$V_{IC} = 0,$ RS = 50 Ω	25°C		0.003			0.003		μV/mo
l.o	Input offset current			25°C		0.5	60		0.5	60	рA
ΙΟ	input onset current			125°C			1000			1000	PΑ
- 1	Input bias current			25°C		1	60		1	60	рA
IIB	input bias current			125°C			1000			1000	РΑ
Vion	Common-mode input	 V _{IO} ≤5 mV,	R _S = 50 Ω	25°C	0 to 4	-0.3 to 4.2		0 to 4	-0.3 to 4.2		V
VICR	voltage range	V O ≥3 mv,	NS = 30 22	Full range	0 to 3.5			0 to 3.5			V
		$I_{OH} = -20 \mu A$		25°C		4.98			4.98		
	Lligh lovel output voltage	Jan. 75 A		25°C	4.9	4.94		4.9	4.94		V
VOH	High-level output voltage	ΙΟΗ = -75 μΑ		Full range	4.8			4.8			ľ
		ΙΟΗ = –150 μΑ		25°C	4.8	4.88		4.8	4.88		
		$V_{IC} = 2.5 V$,	$I_{OL} = 50 \mu A$	25°C		0.01			0.01		
		V _{IC} = 2.5 V,	I _{OL} = 500 μA	25°C		0.09	0.15		0.09	0.15	
VOL	Low-level output voltage	VIC = 2.5 V,	ΙΟΓ = 200 μΑ	Full range			0.15			0.15	V
		V _{IC} = 2.5 V,	I _{OL} = 1 mA	25°C		0.2	0.3		0.2	0.3	
		VIC = 2.5 V,	IOL = TITIA	Full range			0.3			0.3	
		.,	$R_L = 100 \text{ k}\Omega^{\ddagger}$	25°C	100	350		100	350		
A_{VD}	Large-signal differential voltage amplification	$V_{IC} = 2.5 \text{ V},$ $V_{O} = 1 \text{ V to 4 V}$	K_ = 100 K22+	Full range	10			10			V/mV
	ronago ampinioanon		$R_L = 1 M\Omega^{\ddagger}$	25°C		1700			1700		
r _{i(d)}	Differential input resistance			25°C		1012			1012		Ω
r _{i(c)}	Common-mode input resistance			25°C		1012			1012		Ω
Ci(c)	Common-mode input capacitance	f = 10 kHz		25°C		8			8		pF
z _o	Closed-loop output impedance	f = 25 kHz,	A _V = 10	25°C		200			200		Ω
01/25	Common-mode rejection	$V_{IC} = 0 \text{ to } 2.7 \text{ V},$		25°C	70	83		70	83		J.D.
CMRR	ratio	V _O = 2.5 V,	$R_S = 50 \Omega$	Full range	70			70			dB
le	Supply voltage rejection	V _{DD} = 4.4 V to 8	V,	25°C	80	95		80	95		45
ksvr	ratio (ΔV _{DD} /ΔV _{IO})	$V_{IC} = V_{DD}/2$	No load	Full range	80			80			dB

[†] Full range is -40°C to 125°C for Q level part.



[‡]Referenced to 2.5 V

NOTE 4: Typical values are based on the input offset voltage shift observed through 500 hours of operating life test at $T_A = 150^{\circ}C$ extrapolated to $T_A = 25^{\circ}C$ using the Arrhenius equation and assuming an activation energy of 0.96 eV.

TLV225x-Q1, TLV225xA-Q1 Advanced LinCMOS™ RAIL-TO-RAIL VERY LOW-POWER OPERATIONAL AMPLIFIERS

SGLS192A - OCTOBER 2003 - REVISED MARCH 2004

TLV2252-Q1 electrical characteristics at specified free-air temperature, V_{DD} = 5 V (unless otherwise noted) (continued)

PARAMETER		TEST CONDITIONS		T. †	TLV2252-Q1			TLV2252A-Q1			
				TĄŤ	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
I _{DD} Supply current	Cupply ourront	Vo - 2.5.V	No load	25°C		70	125		70	125	
	Supply current	$V_O = 2.5 \text{ V},$ No load		Full range			150			150	μΑ

[†]Full range is -40°C to 125°C for Q level part.

TLV2252-Q1 operating characteristics at specified free-air temperature, $V_{DD} = 5 \text{ V}$

		TEOT 0011D	ITIONIO	_ +	TL	V2252-0	21	TLV	UNIT		
	PARAMETER	TEST COND	ITIONS	T _A †	MIN	TYP	MAX	MIN	TYP	MAX	UNII
		V _O = 1.25 V to 2.75 V	V,	25°C	0.07	0.12		0.07	0.12		
SR	Slew rate at unity gain	$R_L = 100 \text{ k}\Omega^{\ddagger},$ $C_L = 100 \text{ pF}^{\ddagger}$	$C_{L}^{-} = 100 \text{ pF}^{\ddagger}$		0.05			0.05			V/μs
.,	Equivalent input noise	f = 10 Hz		25°C		36			36		nV/√ Hz
V _n	voltage	f = 1 kHz		25°C		19			19		110/1012
V	Peak-to-peak	f = 0.1 Hz to 1 Hz		25°C		0.7			0.7		
V _{N(PP)}	equivalent input noise voltage	f = 0.1 Hz to 10 Hz		25°C	1.1			1.1			μV
In	Equivalent input noise current			25°C		0.6			0.6		fA/√ Hz
T. 15	Total harmonic	$V_0 = 0.5 \text{ V to } 2.5 \text{ V},$	A _V = 1	2500		0.2%			0.2%		
THD + N	distortion plus noise	f = 20 kHz, $R_L = 50 \text{ k}\Omega^{\ddagger}$	A _V = 10	25°C		1%			1%		
	Gain-bandwidth product	f = 50 kHz, C _L = 100 pF [‡]	$R_L = 50 \text{ k}\Omega^{\ddagger}$,	25°C		0.2			0.2		MHz
B _{OM}	Maximum output-swing bandwidth	$V_{O(PP)} = 2 \text{ V},$ $R_{L} = 50 \text{ k}\Omega^{\ddagger},$	A _V = 1, C _L = 100 pF [‡]	25°C		30			30		kHz
φm	Phase margin at unity gain	$R_L = 50 \text{ k}\Omega^{\ddagger}$,	C _L = 100 pF‡	25°C		63°			63°		
	Gain margin			25°C		15			15		dB

[†] Full range is -40°C to 125°C for Q level part.



[‡]Referenced to 2.5 V

TLV2254-Q1 electrical characteristics at specified free-air temperature, V_{DD} = 3 V (unless otherwise noted)

	PARAMETER	TEST CON	DITIONS	- +	TL	V2254-0	21	TLV	2254A-	Q1	UNIT
	PARAIVIETER	TEST CON	DITIONS	T _A †	MIN	TYP	MAX	MIN	TYP	MAX	UNII
V _{IO}	Input offset voltage			25°C		200	1500		200	850	μV
VIO	Input onset voltage			Full range			1750			1000	μν
αΝΙΟ	Temperature coefficient of input offset voltage			25°C to 125°C		0.5			0.5		μV/°C
	Input offset voltage long- term drift (see Note 4)	$V_{DD\pm} = \pm 1.5 \text{ V},$ $V_{O} = 0,$	$V_{IC} = 0,$ $R_S = 50 \Omega$	25°C		0.003			0.003		μV/mo
lio	Input offset current	1		25°C		0.5	60		0.5	60	pА
ΙΟ	input onset current			125°C			1000			1000	PΛ
I _{IB}	Input bias current			25°C		1	60		1	60	pА
ııB	input bias current			125°C			1000			1000	РΛ
V	Common-mode input	B 50.0	N/ 1 < 5 m)/	25°C	0 to 2	-0.3 to 2.2		0 to 2	-0.3 to 2.2		V
VICR	voltage range	$R_S = 50 \Omega$,	V _{IO} ≤5 mV	Full range	0 to 1.7			0 to 1.7			V
		I _{OH} = -20 μA		25°C		2.98			2.98		
VOH	High-level output	Ja 75 A		25°C	2.9			2.9			V
	voltage	Ι _{ΟΗ} = -75 μΑ		Full range	2.8			2.8			V
		ΙΟΗ = –150 μΑ		25°C	2.8			2.8			
		$V_{IC} = 1.5 V,$	I _{OL} = 50 μA	25°C		10			10		
	Lave lavel autaut	V _{IC} = 1.5 V,	I _{OL} = 500 μA	25°C		100	150		100	150	
VOL	Low-level output voltage	VIC = 1.5 V,	ΙΟΣ = 300 μΑ	Full range			165			165	mV
	voltago	V _{IC} = 1.5 V,	I _{OL} = 1 mA	25°C		200	300		200	300	
		VIC = 1.5 V,	IOL = TITIA	Full range			300			300	
		., , , , , , ,	R _L = 100 kه	25°C	100	225		100	225		
A_{VD}	Large-signal differential voltage amplification	$V_{IC} = 1.5 \text{ V},$ $V_{O} = 1 \text{ V to 2 V}$	K_ = 100 K22+	Full range	10			10			V/mV
	voltage amplification	VO = 1 V 10 Z V	$R_L = 1 M\Omega^{\ddagger}$	25°C		800			800		
r _{i(d)}	Differential input resistance			25°C		1012			1012		Ω
r _{i(c)}	Common-mode input resistance			25°C		10 ¹²			10 ¹²		Ω
^C i(c)	Common-mode input capacitance	f = 10 kHz		25°C		8			8		pF
z _O	Closed-loop output impedance	f = 25 kHz,	A _V = 10	25°C		220			220		Ω
CMDD	Common-mode	$V_{IC} = 0 \text{ to } 1.7 \text{ V},$	V _O = 1.5 V,	25°C	65	75		65	77		4 <u>0</u>
CMRR	rejection ratio	$R_S = 50 \Omega$	3 ,	Full range	60			60			dB
ksvr	Supply voltage rejection ratio	V _{DD} = 2.7 V to 8		25°C	80	95		80	100		dB
"2VK	(ΔV _{DD} /ΔV _{IO})	$V_{IC} = V_{DD}/2$,	No load	Full range	80			80			QD.

[†] Full range is –40°C to 125°C for Q level part.



[‡]Referenced to 1.5 V

NOTE 4: Typical values are based on the input offset voltage shift observed through 500 hours of operating life test at $T_A = 150^{\circ}C$ extrapolated to $T_A = 25$ °C using the Arrhenius equation and assuming an activation energy of 0.96 eV.

TLV225x-Q1, TLV225xA-Q1 Advanced LinCMOS™ RAIL-TO-RAIL VERY LOW-POWER OPERATIONAL AMPLIFIERS

SGLS192A - OCTOBER 2003 - REVISED MARCH 2004

TLV2254-Q1 electrical characteristics at specified free-air temperature, V_{DD} = 3 V (unless otherwise noted) (continued)

PARAMETER		TEST CONDITIONS		T _A †	TLV2254-Q1			TLV2254A-Q1			
					MIN	TYP	MAX	MIN	TYP	MAX	UNIT
laa	Supply current	V _O = 1.5 V,	No load	25°C		135	250		135	250	
'DD	(four amplifiers)	VO = 1.5 V	INO IOAU	Full range			300			300	μΑ

[†]Full range is –40°C to 125°C for Q level part.

TLV2254-Q1 operating characteristics at specified free-air temperature, $V_{DD} = 3 \text{ V}$

	DADAMETED	TEST CONDITIONS	- +	TL	V2254-G	21	TLV	LINUT		
	PARAMETER	TEST CONDITIONS	T _A †	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
SR	Slew rate at unity gain	$V_O = 0.5 \text{ V to } 1.7 \text{ V},$ $R_I = 100 \text{ k}\Omega^{\ddagger},$	25°C	0.07	0.1		0.07	0.1		V/µs
SK	Siew rate at unity gain	$C_L = 100 \text{ ks2+},$ $C_L = 100 \text{ pF}^{\ddagger}$	Full range	0.05			0.05			ν/μδ
	Employed the standard to the second	f = 10 Hz	25°C	35 35			->// <u>/</u> / -			
Vn	Equivalent input noise voltage	f = 1 kHz	25°C		19			19		nV/√Hz
	Peak-to-peak equivalent input	f = 0.1 Hz to 1 Hz	25°C		0.6			0.6		.,
V _{N(PP)}	noise voltage	f = 0.1 Hz to 10 Hz	25°C	1.1			1.1			μV
In	Equivalent input noise current		25°C		0.6			0.6		fA/√ Hz
	Gain-bandwidth product	f = 1 kHz, $R_L = 50 \text{ k}\Omega^{\ddagger},$ $C_L = 100 \text{ pF}^{\ddagger}$	25°C		0.187			0.187		MHz
ВОМ	Maximum output-swing bandwidth	$V_{O}(PP) = 1 \text{ V},$ $A_{V} = 1,$ $R_{L} = 50 \text{ k}\Omega^{\ddagger},$ $C_{L} = 100 \text{ pF}^{\ddagger}$	25°C		60			60		kHz
φm	Phase margin at unity gain	$R_L = 50 \text{ k}\Omega^{\ddagger}$,	25°C		63°			63°		
	Gain margin	$C_L = 100 pF^{\ddagger}$	25°C		15			15		dB

[†] Full range is –40°C to 125°C for Q level part.

[‡]Referenced to 1.5 V

TLV2254-Q1 electrical characteristics at specified free-air temperature, V_{DD} = 5 V (unless otherwise noted)

	PARAMETER	TEST CONDITIONS		T _A †	TL	V2254-0	21	TLV	UNIT		
	FARAMETER	TEST CON	MIN		TYP	MAX	MIN	TYP	MAX	ONIT	
VIO	Input offset voltage			25°C		200	1500		200	850	μV
V10	input onset voltage			Full range			1750			1000	μν
αΝΙΟ	Temperature coefficient of input offset voltage			25°C to 125°C		0.5			0.5		μV/°C
	Input offset voltage long-term drift (see Note 4)	$V_{DD\pm} = \pm 2.5 \text{ V},$ $V_{O} = 0,$	$V_{IC} = 0,$ $R_S = 50 \Omega$	25°C		0.003			0.003		μV/mo
lio	Input offset current			25°C		0.5	60		0.5	60	pА
IIO	input onset current			125°C			1000			1000	РΛ
lin.	Input bias current			25°C		1	60		1	60	pА
IIB	Input bias current			125°C			1000			1000	РΛ
V	Common-mode input	N/ 1 < 5 m)/	D 500	25°C	0 to 4	-0.3 to 4.2	to	0 to 4	-0.3 to 4.2		.,
VICR	voltage range	V _{IO} ≤5 mV,	$R_S = 50 \Omega$	Full range	0 to 3.5			0 to 3.5			V
		$I_{OH} = -20 \mu A$		25°C		4.98			4.98		V
V _{OH}	High-level output voltage	I _{OH} = -75 μA		25°C	4.9	4.94		4.9	4.94		
VОН		ΙΟΗ = -73 μΛ		Full range	4.8			4.8			
		$I_{OH} = -150 \mu A$		25°C	4.8	4.88		4.8	4.88		
	Low-level output voltage	$V_{IC} = 2.5 V$,	$I_{OL} = 50 \mu A$	25°C		0.01			0.01		
		V _{IC} = 2.5 V, V _{IC} = 2.5 V,	$I_{OL} = 500 \mu\text{A}$	25°C		0.09	0.15		0.09	0.15	V
VOL				Full range			0.15			0.15	
			I _{OL} = 1 mA	25°C		0.2	0.3		0.2	0.3	
			·OL · ·····	Full range			0.3			0.3	
	Lorge signal differential	V:- 25V	$R_{I} = 100 \text{ k}\Omega^{\ddagger}$	25°C	100	350		100	350		V/mV
A_{VD}	Large-signal differential voltage amplification	$V_{IC} = 2.5 \text{ V},$ $V_{O} = 1 \text{ V to 4 V}$	_	Full range	10			10			
	vollago ampimoalion	10	$R_L = 1 M\Omega^{\ddagger}$	25°C		1700			1700		
r _{i(d)}	Differential input resistance			25°C		10 ¹²			10 ¹²		Ω
r _{i(c)}	Common-mode input resistance			25°C		1012			1012		Ω
Ci(c)	Common-mode input capacitance	f = 10 kHz		25°C		8			8		pF
z _O	Closed-loop output impedance	f = 25 kHz,	A _V = 10	25°C		200			200		Ω
CMDD	Common-mode	$V_{IC} = 0 \text{ to } 2.7 \text{ V},$	V _O = 2.5 V,	25°C	70	83		70	83		4D
CMRR	rejection ratio	$R_S = 50 \Omega$		Full range	70			70			dB
	Supply voltage	V _{DD} = 4.4 V to 8	V	25°C	80	95		80	95		
ksvr	rejection ratio (∆V _{DD} /∆V _{IO})	$V_{IC} = V_{DD}/2$,	No load	Full range	80			80			dB

[†] Full range is -40°C to 125°C for Q level part.



[‡]Referenced to 2.5 V

NOTE 4: Typical values are based on the input offset voltage shift observed through 500 hours of operating life test at T_A = 150°C extrapolated to $T_A = 25^{\circ}C$ using the Arrhenius equation and assuming an activation energy of 0.96 eV.

TLV225x-Q1, TLV225xA-Q1 Advanced LinCMOS™ RAIL-TO-RAIL VERY LOW-POWER OPERATIONAL AMPLIFIERS

SGLS192A - OCTOBER 2003 - REVISED MARCH 2004

TLV2254-Q1 electrical characteristics at specified free-air temperature, V_{DD} = 5 V (unless otherwise noted) (continued)

PARAMETER		TEST CO	T. T			V2254-Q1		TLV2254A-Q1			
		1231 00	TA!	MIN	TYP	MAX	MIN	TYP	MAX	UNIT	
I _{DD}	Supply current	V- 0.5.V	Nolood	25°C		140	250		140	250	^
	(four amplifiers)	$V_0 = 2.5 V$,	No load	Full range			300			300	μΑ

[†] Full range is -40°C to 125°C for Q level part.

TLV2254-Q1 operating characteristics at specified free-air temperature, $V_{DD} = 5 \text{ V}$

					TLV2254-Q1 TLV2254A-Q1					Q1		
PA	ARAMETER	TEST COND	T _A †	MIN	TYP	MAX	MIN	TYP	MAX	UNIT		
	Slow rate at unity	V _O = 0.5 V to 3.5 V,	D. 400 kgt	25°C	0.07	0.12		0.07	0.12			
SR	Slew rate at unity gain	$C_L = 100 \text{ pF}^{\ddagger}$	R[= 100 K22+,	Full range	0.05			0.05			V/µs	
.,	Equivalent input	f = 10 Hz	25°C		36			36		->///		
Vn	noise voltage	f = 1 kHz	25°C		19			nV/√Hz				
V _{N(PP)}	Peak-to-peak	f = 0.1 Hz to 1 Hz		25°C		0.7		0.7			\/	
	equivalent input noise voltage	f = 0.1 Hz to 10 Hz		25°C	1.1			1.1			μV	
In	Equivalent input noise current			25°C		0.6			0.6		fA/√Hz	
T115 11	Total harmonic	$V_0 = 0.5 \text{ V to } 2.5 \text{ V},$	A _V = 1	2502		0.2%			0.2%			
THD + N	distortion plus noise	f = 20 kHz, $R_L = 50 \text{ k}\Omega^{\ddagger}$	A _V = 10	25°C		1%			1%			
	Gain-bandwidth product	f = 50 kHz, C _L = 100 pF‡	$R_L = 50 \text{ k}\Omega^{\ddagger}$,	25°C		0.2			0.2		MHz	
B _{OM}	Maximum output- swing bandwidth	$V_{O(PP)} = 2 \text{ V},$ $R_{L} = 50 \text{ k}\Omega^{\ddagger},$	A _V = 1, C _L = 100 pF [‡]	25°C		30			30		kHz	
φm	Phase margin at unity gain	$R_L = 50 \text{ k}\Omega^{\ddagger}$,	C _L = 100 pF [‡]	25°C		63°	·		63°			
	Gain margin		-	25°C		15			15		dB	

[†] Full range is -40°C to 125°C for Q level part.



[‡]Referenced to 2.5 V

Table of Graphs

			FIGURE
V_{IO}	Input offset voltage	Distribution vs Common-mode voltage	2 – 5 6, 7
ανιο	Input offset voltage temperature coefficient	Distribution	8 – 11
I _{IB} /I _{IO}	Input bias and input offset currents	vs Free-air temperature	12
VI	Input voltage	vs Supply voltage vs Free-air temperature	13 14
Vон	High-level output voltage	vs High-level output current	15, 18
V _{OL}	Low-level output voltage	vs Low-level output current	16, 17, 19
VO(PP)	Maximum peak-to-peak output voltage	vs Frequency	20
los	Short-circuit output current	vs Supply voltage vs Free-air temperature	21 22
V_{ID}	Differential input voltage	vs Output voltage	23, 24
AVD	Differential voltage amplification	vs Load resistance	25
A _{VD}	Large-signal differential voltage amplification	vs Frequency vs Free-air temperature	26, 27 28, 29
z ₀	Output impedance	vs Frequency	30, 31
CMRR	Common-mode rejection ratio	vs Frequency vs Free-air temperature	32 33
ksvr	Supply-voltage rejection ratio	vs Frequency vs Free-air temperature	34, 35 36
I _{DD}	Supply current	vs Supply voltage	37, 38
SR	Slew rate	vs Load capacitance vs Free-air temperature	39 40
Vo	Inverting large-signal pulse response		41, 42
VO	Voltage-follower large-signal pulse response		43, 44
VO	Inverting small-signal pulse response		45, 46
VO	Voltage-follower small-signal pulse response		47, 48
Vn	Equivalent input noise voltage	vs Frequency	49, 50
	Input noise voltage	Over a 10-second period	51
	Integrated noise voltage	vs Frequency	52
THD + N	Total harmonic distortion plus noise	vs Frequency	53
	Gain-bandwidth product	vs Supply voltage vs Free-air temperature	54 55
фm	Phase margin	vs Frequency vs Load capacitance	26, 27 56
	Gain margin	vs Load capacitance	57
B ₁	Unity-gain bandwidth	vs Load capacitance	58
	Overestimation of phase margin	vs Load capacitance	59

DISTRIBUTION OF TLV2252 INPUT OFFSET VOLTAGE




Figure 2

DISTRIBUTION OF TLV2254 INPUT OFFSET VOLTAGE




Figure 4

DISTRIBUTION OF TLV2252 INPUT OFFSET VOLTAGE




Figure 3

DISTRIBUTION OF TLV2254 INPUT OFFSET VOLTAGE






Figure 5











Figure 8



† For all curves where V_{DD} = 5 V, all loads are referenced to 2.5 V. For all curves where V_{DD} = 3 V, all loads are referenced to 1.5 V.



DISTRIBUTION OF TLV2254 INPUT OFFSET VOLTAGE TEMPERATURE COEFFICIENT 62 Amplifiers From 1 Wafer Lot $V_{DD+} = \pm 1.5 \text{ V}$ P Package $T_A = 25^{\circ}C$ to $85^{\circ}C$ 20 Percentage of Amplifiers - % 15 10 5 0 -2 $\alpha_{\mbox{VIO}}$ – Temperature Coefficient of Input Offset Voltage - μV/°C

Figure 10

INPUT BIAS AND INPUT OFFSET CURRENTS†

vs FREE-AIR TEMPERATURE IB and I₁₀ - Input Bias and Input Offset Currents - pA 35 $V_{DD\pm} = \pm 2.5 \text{ V}$ VIC = 030 $V_O = 0$ $R_S = 50 \Omega$ 25 20 15 10 lιΒ llO 5 0 [105 65 85 25 125 T_A - Free-Air Temperature - °C

Figure 12

DISTRIBUTION OF TLV2254 INPUT OFFSET VOLTAGE TEMPERATURE COEFFICIENT




Figure 11

INPUT VOLTAGE vs **SUPPLY VOLTAGE**




Figure 13

[†] Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.








Figure 14



HIGH-LEVEL OUTPUT VOLTAGE†‡
vs
HIGH-LEVEL OUTPUT CURRENT



LOW-LEVEL OUTPUT VOLTAGE†‡

vs

LOW-LEVEL OUTPUT CURRENT






Figure 17


† Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices. ‡ For all curves where V_{DD} = 5 V, all loads are referenced to 2.5 V. For all curves where V_{DD} = 3 V, all loads are referenced to 1.5 V.







MAXIMUM PEAK-TO-PEAK OUTPUT VOLTAGE‡ ٧S



SHORT-CIRCUIT OUTPUT CURRENT vs





Figure 21

[‡] For all curves where V_{DD} = 5 V, all loads are referenced to 2.5 V. For all curves where V_{DD} = 3 V, all loads are referenced to 1.5 V.




[†] Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.

SHORT-CIRCUIT OUTPUT CURRENT† FREE-AIR TEMPERATURE 11 $V_0 = 2.5 V$ 10 $V_{DD} = \pm 5 V$ IOS - Short-Circuit Output Current - mA 9 8 $V_{ID} = -100 \text{ mV}$ 7 6 5 3 2 1 V_{ID} = 100 mV 0 -50 25 50 100 -75 75 125 T_A - Free-Air Temperature - °C Figure 22 DIFFERENTIAL INPUT VOLTAGE‡



vs **OUTPUT VOLTAGE** 1000 $V_{DD} = 5 V$ $V_{IC} = 2.5 \text{ V}$ 800 $R_L = 50 \text{ k}\Omega$ V_{ID} – Differential Input Voltage – μ V 600 $T_A = 25^{\circ}C$ 400 200 0 -200 -400-600-800 -10000 5 VO - Output Voltage - V Figure 24



[†] Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.

[‡] For all curves where V_{DD} = 5 V, all loads are referenced to 2.5 V. For all curves where V_{DD} = 3 V, all loads are referenced to 1.5 V.



LARGE-SIGNAL DIFFERENTIAL VOLTAGE[†] AMPLIFICATION AND PHASE MARGIN




Figure 26

LARGE-SIGNAL DIFFERENTIAL VOLTAGE[†] AMPLIFICATION AND PHASE MARGIN





Figure 27

[†] For all curves where V_{DD} = 5 V, all loads are referenced to 2.5 V. For all curves where V_{DD} = 3 V, all loads are referenced to 1.5 V.





[†] Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.

[‡] For all curves where V_{DD} = 5 V, all loads are referenced to 2.5 V. For all curves where V_{DD} = 3 V, all loads are referenced to 1.5 V.



COMMON-MODE REJECTION RATIO† vs **FREQUENCY** 100 CMRR - Common-Mode Rejection Ratio - dB $V_{DD} = 5 V$ $T_A = 25^{\circ}C$ V_{IC} = 2.5 V 80 $V_{DD} = 3 V$ V_{IC} = 1.5 V 60 40 20 101 102 103 104 105 106 f - Frequency - Hz







Figure 33



SUPPLY-VOLTAGE REJECTION RATIO[†]





Figure 35


† For all curves where VDD = 5 V, all loads are referenced to 2.5 V. For all curves where VDD = 3 V, all loads are referenced to 1.5 V.


[‡] Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.

SUPPLY-VOLTAGE REJECTION RATIO† FREE-AIR TEMPERATURE 110 $V_{DD} = 2.7 \text{ V to 8 V}$ k_{SVR} - Supply-Voltage Rejection Ratio - dB $V_{IC} = V_O = V_{DD}/2$ 105 100 95 -75 -50 -25 25 50 75 100 0 125 T_A - Free-Air Temperature - °C Figure 36









† Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.

 \ddagger For all curves where $V_{DD} = 5$ V, all loads are referenced to 2.5 V. For all curves where $V_{DD} = 3$ V, all loads are referenced to 1.5 V.






Figure 42

[‡] For all curves where V_{DD} = 5 V, all loads are referenced to 2.5 V. For all curves where V_{DD} = 3 V, all loads are referenced to 1.5 V.





Figure 43


[†] Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.


SGLS192A - OCTOBER 2003 - REVISED MARCH 2004

TYPICAL CHARACTERISTICS













 \dagger For all curves where V_{DD} = 5 V, all loads are referenced to 2.5 V. For all curves where V_{DD} = 3 V, all loads are referenced to 1.5 V.












† For all curves where V_{DD} = 5 V, all loads are referenced to 2.5 V. For all curves where V_{DD} = 3 V, all loads are referenced to 1.5 V.





SGLS192A - OCTOBER 2003 - REVISED MARCH 2004

TYPICAL CHARACTERISTICS

Figure 52








† For all curves where V_{DD} = 5 V, all loads are referenced to 2.5 V. For all curves where V_{DD} = 3 V, all loads are referenced to 1.5 V.





[†] For all curves where VDD = 5 V, all loads are referenced to 2.5 V. For all curves where VDD = 3 V, all loads are referenced to 1.5 V.

[‡] Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.



SGLS192A - OCTOBER 2003 - REVISED MARCH 2004

APPLICATION INFORMATION

driving large capacitive loads

The TLV2252 is designed to drive larger capacitive loads than most CMOS operational amplifiers. Figure 56 and Figure 57 illustrate its ability to drive loads up to 1000 pF while maintaining good gain and phase margins $(R_{null} = 0)$.

A smaller series resistor (R_{null}) at the output of the device (see Figure 60) improves the gain and phase margins when driving large capacitive loads. Figure 55 and Figure 56 show the effects of adding series resistances of 10 Ω , 50 Ω , 100 Ω , 200 Ω , and 500 Ω . The addition of this series resistor has two effects: the first adds a zero to the transfer function and the second reduces the frequency of the pole associated with the output load in the transfer function.

The zero introduced to the transfer function is equal to the series resistance times the load capacitance. To calculate the improvement in phase margin, equation 1 can be used.

$$\Delta \phi_{\text{m1}} = \tan^{-1} \left(2 \times \pi \times \text{UGBW} \times R_{\text{null}} \times C_{\text{L}} \right)$$
Where:

 $\Delta \phi_{m1}$ = improvement in phase margin

UGBW = unity-gain bandwidth frequency

R_{null} = output series resistance

 C_1 = load capacitance

The unity-gain bandwidth (UGBW) frequency decreases as the capacitive load increases (see Figure 58). To use equation 1, UGBW must be approximated from Figure 58.

Using equation 1 alone overestimates the improvement in phase margin as illustrated in Figure 59. The overestimation is caused by the decrease in the frequency of the pole associated with the load, providing additional phase shift and reducing the overall improvement in phase margin.

Using Figure 60, with equation 1 enables the designer to choose the appropriate output series resistance to optimize the design of circuits driving large capacitance loads.




Figure 60. Series-Resistance Circuit

APPLICATION INFORMATION

macromodel information

Macromodel information provided was derived using Microsim $Parts^{TM}$, the model generation software used with Microsim $PSpice^{TM}$. The Boyle macromodel (see Note 5) and subcircuit in Figure 61 are generated using the TLV2252 typical electrical and operating characteristics at $T_A = 25$ °C. Using this information, output simulations of the following key parameters can be generated to a tolerance of 20% (in most cases):

- Maximum positive output voltage swing
- Maximum negative output voltage swing
- Slew rate
- Quiescent power dissipation
- Input bias current
- Open-loop voltage amplification

- Unity-gain frequency
- Common-mode rejection ratio
- Phase margin
- DC output resistance
- AC output resistance
- Short-circuit output current limit

NOTE 4: G. R. Boyle, B. M. Cohn, D. O. Pederson, and J. E. Solomon, "Macromodeling of Integrated Circuit Operational Amplifiers," *IEEE Journal of Solid-State Circuits*, SC-9, 353 (1974).




Figure 61. Boyle Macromodel and Subcircuit

PSpice and Parts are trademarks of MicroSim Corporation.





PACKAGE OPTION ADDENDUM



25-Mar-2015

PACKAGING INFORMATION

Orderable Device	Status	Package Type	•		_		Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
TLV2252AQDRG4Q1	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	2252AQ	Samples
TLV2252AQDRQ1	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	2252AQ	Samples
TLV2252QDRG4Q1	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	2252Q1	Samples
TLV2252QDRQ1	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	2252Q1	Samples
TLV2254AQDRG4Q1	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	TLV2254AQ1	Samples
TLV2254AQDRQ1	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	TLV2254AQ1	Samples
TLV2254QDRQ1	OBSOLET	E SOIC	D	14		TBD	Call TI	Call TI	-40 to 125		

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.



PACKAGE OPTION ADDENDUM

25-Mar-2015

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF TLV2252-Q1, TLV2252A-Q1, TLV2254-Q1, TLV2254A-Q1:

- Catalog: TLV2252, TLV2252A, TLV2254, TLV2254A
- Enhanced Product: TLV2252-EP, TLV2252A-EP, TLV2254-EP, TLV2254A-EP
- Military: TLV2252M, TLV2252AM, TLV2254AM

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Enhanced Product Supports Defense, Aerospace and Medical Applications
- Military QML certified for Military and Defense Applications

D (R-PDSO-G14)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AB.



D (R-PDSO-G14)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



D (R-PDSO-G8)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AA.



D (R-PDSO-G8)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive **Amplifiers** amplifier.ti.com Communications and Telecom www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps DSP dsp.ti.com **Energy and Lighting** www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical Logic Security www.ti.com/security logic.ti.com

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID www.ti-rfid.com

OMAP Applications Processors www.ti.com/omap TI E2E Community e2e.ti.com

Wireless Connectivity www.ti.com/wirelessconnectivity