Preliminary Data Sheet, V 0.9, May 2007

TLE5010 GMR Based Angular Sensor

Sensors



Never stop thinking

Edition 2007-05 Published by Infineon Technologies AG 81726 München, Germany © 2007 Infineon Technologies AG All Rights Reserved.

Legal Disclaimer

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics. With respect to any examples or hints given herein, any typical values stated herein and/or any information regarding the application of the device, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

Information

For further information on technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies Office (www.infineon.com).

Warnings

Due to technical requirements components may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies Office.

Infineon Technologies Components may only be used in life-support devices or systems with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system, or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body, or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.

TLE5010 Draft			
Revision History:		2007-05	V 0.9
Previous '	Version:	-	
Page	Subjects (r	najor changes since last revision)	

We Listen to Your Comments

Any information within this document that you feel is wrong, unclear or missing at all? Your feedback will help us to continuously improve the quality of this document. Please send your proposal (including a reference to this document) to: sensors@infineon.com



1 1.1 1.2 1.3 1.4	Overview Features Target Applications Product Description Pin Configuration (top view)	.6 .7 .7
2 2.1 2.2 2.3	General Functional Description Block Diagram Internal Power Supply GMR Voltage Regulator VRG (VDDG-Voltage)	.9 .9 10 10
2.4	Analog Voltage Regulator VRA (VDDA-Voltage) Digital Voltage Regulator VRD (VDDD-Voltage)	10
3	Absolute Maximum Ratings	13
4	Operating Range	14
5 5.1 5.2 5.3	Electrical and Magnetic Parameters Electrical Parameters ESD Protection GMR Parameters Offset and Amplitude Amplitude Definition Offset Definition Temperature dependent behavior Orthogonality Definition	15 16 17 17 18 18 18
5.4	Calibration	19 19 19
5.5 5.5.1 5.5.2	Angle Calculation Components of the Output Signals GMR Error Compensation GMR Error Compensation Temperature dependent Offset Value Offset Correction Offset Correction Amplitude Normalization Non-Orthogonality Correction Resulting Angle	20 20 21 21 21 21
5.6	Error Types Anisotropy Error Hysteresis Error Residual Angle Error	22 22
5.7	GMR Parameters after Calibration	



6	Signal Processing	24
7	Clock Supply (CLK Timing Definition)	25
8 8.1 8.2	SSC Timing Definition	27 27
8.3 8.3.1 8.3.2 8.4	SSC Baud rate SSC Spike Filter SSC Spike Filter Off SSC Spike Filter On Filter for DATA and CS SSC Data Transfer	30 30 31 31 32
8.5	SSC Command Byte	
9	Register Table Bit Types Reserved Registers (08 _H to 0B _H)	34
10 10.1 10.2	Data Communication via SSC CRC Generation Slave Active Byte Generation Example: Update X and Y and set ADC-Test Mode	44 44
11 11.1	Test Structures	46 47
11.2 11.3	Temperature Measurement Measuremen	
12 12.1 12.2 12.3 12.4	Overvoltage Comparators Internal Supply Voltage Comparators V _{DD} Overvoltage Detection GND - Off Comparator V _{DD} - Off Comparator	49 49 50
13 13.1	Typical Application Circuit Angle Sensor System	
14 14.1	Package Information Package Parameters Package Outline PG-DSO-8 Footprint PG-DSO-8 Packing Marking Processing	52 53 54 54 54



GMR Based Angular Sensor

1 Overview

1.1 Features

- Giant MagnetoResistance based principle
- Integrated magnetic field sensing for angle measurement
- Full 0 360° angle measurement
- Highly accurate single bit SD-ADC
- 16 bit representation of sine / cosine values on the interface
- Bidirectional SSC interface up to 2 Mbit/s
- 3 pin SSC interface, SPI compatible with open drain
- · ADCs and filters are synchronized with external commands via SSC
- · Test resistors for simulating angle values
- Core supply voltage 2.5 V
- 0.25 µm CMOS technology
- Automotive qualified: -40°C to +150°C (Junction Temperature)
- Latch up immunity according JEDEC standard
- ESD > 2 kV (HBM)
- Green package with lead-free plating

Туре	Marking	Ordering Code	Package
TLE5010	5010-2	tbd.	PG-DSO-8



TLE5010



Overview

1.2 Target Applications

Angular position sensing in automotive applications like:

- Steering Angle
- Brushless DC Motor Commutation (e.g. EPS)
- Rotary Switch
- General Angular sensing in automotive applications

1.3 Product Description

The TLE5010 is a 360° angle sensor, which detects the orientation of a magnetic field. This is achieved by measuring sine and cosine angle components with monolithic integrated GMR elements (Giant Magnetic Resistance).

Data communication is done with a bi-directional SSC interface (SPI compatible).

The sine and cosine values can be read out. These signals can be digitally processed to calculate the angle orientation of the magnetic field (magnet). This calculation can be done by using a cordic algorithm.

It is possible to connect more than one TLE5010 to one SSC Interface of a μ C for redundancy or any other reasons.

In this case the synchronization of the connected TLE5010 is done by a broadcast command.

Each connected TLE5010 can be addressed by a dedicated chip select \overline{CS} pin.

Online diagnostic functionalities are provided to ensure a reliable operation.

These are

- Angle Test (generated via test voltages feeding the ADC).
- Crossed signal paths (switchable for comparison)
- Inverted signs of bit streams
- Over and undervoltage detections



Overview

1.4 Pin Configuration (top view)



Figure 1 Pin Configuration

Table 1	Pin Definitions and	Functions

Pin No.	Symbol	In/Out	Function
1	CLK	Ι	Chip Clock
2	SCK	Ι	SSC Clock
3	\overline{CS}	Ι	SSC Chip Select
4	DATA	I/O	SSC Data, open drain
5	TST1	I/O	Test Pin 1, must be connected to GND
6	V _{DD}	-	Supply voltage
7	GND	-	Ground
8	TST2	I/O	Test Pin 2, must be connected to GND



General

2 General

2.1 Functional Description

The clock for the sensors will be provided by external. This ensures a synchronously operation in case of multiple system participants.

The sensor has its own PLL to generate the necessary clock frequency for the chip operation.

2.2 Block Diagram

The block diagram shows all switches in reset position.



Figure 2 Block Diagram



General

2.3 Internal Power Supply

The internal stages of the TLE5010 are supplied with different voltage regulators. Each voltage regulator has its own over- and undervoltage detection circuits.

GMR Voltage Regulator VRG (VDDG-Voltage)

The GMR voltage regulator supplies all GMR parts.

- GMR Bridges
- Test Voltages for Angle Test
- ADC Reference Voltage

The voltages are monitored in the VRG over- and undervoltage detectors.

Analog Voltage Regulator VRA (VDDA-Voltage)

The analog voltage regulator supplies the analog parts.

- ADCs
- PLL (analog)
- VDD-Off comparator
- GND-Off comparator
- V_{DD} Overvoltage detection

The voltages are monitored in the VRA over- and undervoltage detectors.

Digital Voltage Regulator VRD (VDDD-Voltage)

The digital voltage regulator supplies all digital parts.

- Comb filters, FIR filters and Low Pass filter
- PLL (digital)
- Control FSM with Bitmap
- SSC -Interface
- Counters (Reset, FSYNC, FCNT)

The voltages are monitored in the VRD over- and undervoltage detectors.



General

2.4 **GMR Functionality**

The GMR sensor is implemented in vertical integration. This means, that the GMR active areas are integrated above the logic part. GMR elements change their resistance depending on the direction of the magnetic field.

4 individual GMR elements are connected to one Wheatstone sensor bridge.

They sense either the

- X component, V_X (cosine) or the
- Y component, V_Y (sine)

of the applied magnetic field.

The advantage of a full-bridge structure is that the GMR signal amplitude is doubled.



Figure 3 Sensitive bridges of the GMR Sensor¹⁾

 $^{^{1)}\,}$ The arrows in the resistor symbols show the direction of the reference layer

TLE5010



Draft

The output signal of each bridge is only unambiguous over 180° between two maxima. Therefore two bridges are orientated orthogonal to each other.

Using the ARCTAN function, the true 360° angle value can be calculated which is represented by the relation of the X and Y signals.

As only the relative values influence the result, the absolute size of the two signals is of minor importance. Therefore most influences to the amplitudes are compensated.



Figure 4 Ideal Output of the GMR Sensor



Absolute Maximum Ratings

3 Absolute Maximum Ratings

Table 2Absolute Maximum Rating Parameters

Parameter	Symbol	Limit	Values	Unit	Notes
		min.	max.		
Voltage on V_{DD} pin respect to ground (V_{SS})	V _{DD}	-0.5	6.5	V	max 40 h / lifetime
Voltage on any pin respect to ground (V _{SS})	V _{IN}	-0.5	6.5	V	V_{DD} + 0.35 V may not be exceeded
Junction Temperature	TJ	-40	150	°C	
Magnetic Field Induction	В	-	125	mT	max 5 min. @ t _A = 25°C
		-	80		max 5 h @ t _A = 25°C

Note: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. During absolute maximum rating overload conditions ($V_{IN} > V_{DD}$ or $V_{IN} < GND$) the voltage on V_{DD} pins with respect to ground (GND) must not exceed the values defined by the absolute maximum ratings.



Operating Range

4 **Operating Range**

The following operating conditions must not be exceeded in order to ensure correct operation of the TLE5010.

All parameters specified in the following sections refer to these operating conditions, unless otherwise noticed.

Parameter	Symbol	Limit Values			Unit	Notes
		min.	typ.	max.		
Supply Voltage	V _{DD}	4.5	-	5.5	V	1)
Output Current	IQ	-	-5	-10	mA	2) 3)
Input Voltage	V _{IN}	-0.3	-	5.5	V	$V_{\rm DD}$ + 0.5 V may not be exceeded
Magnetic Induction	B _{XY}	25	30	45	mT	In X / Y direction ⁴⁾
Angle Range	Ang	0	-	360	0	sine / cosine
Storage Temperature	T _{ST}	-40	-	50	°C	
Overall Life Time	t _{life}	-	-	15	Years	

Table 3 Operating Range ($-40^{\circ}C < T_{J} < 150^{\circ}C$)

¹⁾ Directly blocked with 100 nF ceramic capacitor

²⁾ Max current to GND over Open Drain Output

³⁾ The corresponding voltage levels are listed in Table 5 "Electrical Parameters for $4.5V < V_{DD} < 5.5V$ " on Page 16

⁴⁾ Values refer to an homogenous magnetic field (Bxy) without vertical magnetic induction (Bz = 0 mT). By applying a vertical magnetic induction an additional error has to be considered

Note: For a calculation of the corresponding ambient temperature the thermal resistances in **Table 20 "Package Parameters" on Page 51** have to be used.



Electrical and Magnetic Parameters

5 Electrical and Magnetic Parameters

5.1 Electrical Parameters

These are all parameters over operating range, unless otherwise specified.

Unless individually specified, typical values correspond to a supply voltage V_{DD} = 5.0 V and 25°C.

All other values correspond to $-40^{\circ}C < T_{J} < 150^{\circ}C$

Parameter	Symbol	Limit Values			Unit	Notes	
		min.	typ.	max.			
Supply Current ¹⁾	I _{DD}	-	15	20	mA	$V_{\rm DD}$ = 4.5 to 5.5V	
		-	-	21		V _{DD} = 6.5 V	
POR Level	V _{POR}	2.0	2.3	2.9	V	Power On Reset	
POR Hysteresis	V _{PORhy}	-	30	-	mV		
Power On Time	t _{Pon}	50	100	200	μs	$V_{\text{DD}} > V_{\text{DDmin}}$ & after first edge on f_{CLK}	
PLL Jitter	t _{PLLjit_S}	-	1.3	2.0 ²⁾	ns	short term 3)	
	t _{PLLjit_L}		3.0	3.9		long term 4)	
ADC Noise ⁵⁾	N _{ADC}	-	1	2.2	digits	1 σ @ FIR_BYP = 0	
		-	2	4.4 ²⁾		1 σ @ FIR_BYP = 1	
Input Signal Low Level	VL	-0.35	-	0.3 V _{DD}	V	Tested only at DATA pin as structures of	
Input Signal High Level	V _H	0.7 V _{DD}	-	V _{DD} +0.35	V	all pins are identical	
Capacitance of SSC Data Pin	C _{LDATA}	-	4	6 ²⁾	pF	Internal	

Table 4Electrical Parameters

¹⁾ Without external pull-up resistor for SSC-Interface

²⁾ Not tested

³⁾ From pulse to pulse

⁴⁾ Accumulated over 1 ms

⁵⁾ ADC noise in respect to the peak ADC value specified in "Signal Processing" on Page 23. Noise tested using 1 σ of 100 sample values from Angle Test "000"



Electrical and Magnetic Parameters

Table 5 Electrical Parameters for 4.5V < V _{DD} < 5.5V						
Parameter	Symbol	Limit Valu	Limit Values			Notes
		min.	typ.	max.		
Input Hysteresis	V _{HY}	0.07 V _{DD}	-	-	V	
Pull-Up Current	I _{PU}	-10	-	-150	μA	CS, DATA
Pull-Down Current	I _{PD}	15	-	225	μA	SCK, CLK
		15	-	225		TST1
		10	-	150		TST2
Output Signal Low Level	V _{OL}	-	-	0.7 0.4	V	$I_{\rm Q}$ = - 10 mA $I_{\rm Q}$ = - 5 mA ¹⁾

Table 5Electrical Parameters for $4.5V < V_{DD} < 5.5V$

¹⁾ The value -5 mA is not tested

5.2 ESD Protection

Table 6ESD Protection

Parameter	Symbol	Limit Values		Unit	Notes
		min.	max.		
ESD Voltage	V _{HBM}	-	±2	kV	HBM ¹⁾
	V _{CDM}	-	± 500	V	CDM ²⁾

¹⁾ Human Body Model (HBM) according to: JEDEC EIA/JESD22-A114-B (R = 1.5 k Ω , C = 100 pF, T_A = 25°C)

²⁾ Charge Device Model (CDM) according to: ANSI ESD STM JEDEC JESD 22-C101-A Class III.



Electrical and Magnetic Parameters

5.3 **GMR Parameters**

All parameters over operating range, unless otherwise specified.

Table 7Basic GMR Parameters

Parameter	Symbol	Limit Values			Unit	Notes
		min.	typ.	max.		
X, Y Output range	<i>RG</i> _{ADC}	-	-	±23230	digits	
X, Y Amplitude ¹⁾	A_{X,A_Y}	7402	12337	15781	digits	@ Calib. Conditions
		3922	-	20620		Operating Range
X, Y Synchronism ²⁾	k	80	100	120	%	@ Calib. Conditions
X; Y Offset ³⁾	O_{X}, O_{Y}	-3000	0	3000	digits	@ Calib. Conditions
X, Y Orthogonality Error	φ	-10.0	0	10.0	o	@ Calib. Conditions
X,Y without field	X ₀ , Y ₀	-5000	-	5000	digits	without magnet ⁴⁾

¹⁾ See Figure 4, Page 12

²⁾ $k = 100 \text{ x} (A_X / A_Y).$

³⁾ $O_{SIN} = (Y_{MAX} + Y_{MIN}) / 2$; $O_{COS} = (X_{MAX} + X_{MIN}) / 2$

⁴⁾ Not tested.

Offset and Amplitude



Figure 5 Offset and Amplitude Definition



Electrical and Magnetic Parameters

Amplitude Definition

The amplitude is defined as half difference between the signed maximum and minimum values of the idealized (fitted) sine or cosine wave.

$$A_{\rm X} = \frac{X_{\rm MAX} - X_{\rm MIN}}{2}$$
$$A_{\rm Y} = \frac{Y_{\rm MAX} - Y_{\rm MIN}}{2}$$

Offset Definition

The offset of the X and Y signals is defined as the mean value between the signed maximum and minimum values of the idealized (fitted) sine or cosine wave.

$$O_{\rm X} = \frac{X_{\rm MAX} + X_{\rm MIN}}{2}$$
$$O_{\rm Y} = \frac{Y_{\rm MAX} + Y_{\rm MIN}}{2}$$

Temperature dependent behavior

The temperature offset gradients for both channels depend on the value at 25°C. It can be calculated using following linear equations:

$$KT_{OX} = tco_d_x + (tco_k_x \times O_{X25})$$

$$KT_{OY} = tco_d_y + (tco_k_y \times O_{Y25})$$

O_{X25}, O_{Y25}: Offset values at 25°C in digits.

Table 8	GMR Temperature Coefficients
---------	------------------------------

Parameter	Symbol	Limit	Unit	Notes		
		min.	typ.	max.		
Offset Temperature	tco_d_x	-	+0.116296	-	digits_/_K	
Coefficient base	tco_d_y	-	-0.079401	-		
Offset Temperature	tco_k_x	-	-0.0010147	-	1_/_K	
Coefficient gain	tco_k_y	-	-0.0010121	-]	



Electrical and Magnetic Parameters

Orthogonality Definition

The corresponding maximum and zero crossing points of the SIN and COS signals are not exactly in a distance of 90°. The difference between X and Y phase is called '**Orthogonality Error**'.

$$\varphi = \varphi_{\rm X} - \varphi_{\rm Y}$$

jideal = 0°

jX : Phase error of X (= cos) Signal

jY : Phase error of Y (= sin) Signal

5.4 Calibration

GMR Values

The end-of-line calibration can be done using following sequence.

The conditions are specified in Table 9.

- Turn magnetic field left and measure X and Y values
- Calculation of Amplitude, Offset, Phase correction values of left turn
- Turn further 90° left and 90° back right without measurement
- Turn magnetic field **right** and measure X and Y values
- Calculation of Amplitude, Offset, Phase correction values of right turn
- Calculation of **mean** values of Amplitude, Offset, Phase correction values

The above gained values have to be stored in a non-volatile memory. They are used for the correction of the read-out X and Y values before the angular calculation.

The resulting angular deviation is calculated using above determined parameters.

Temperature Measurement

The signal amplitude T_{25} of the temperature measurement path at calibration conditions has to be measured and stored.

Calibration Conditions

All errors are related to a calibration done using following conditions:

Parameter	Symbol	Limit Values			Unit	Notes
		min.	typ.	max.		
Flux density	B _{CAL}	-	30	-	mT	$B_{\rm Z} = 0 \rm mT$
Temperature	T _{CAL}	-	25	-	°C	

Table 9GMR calibration conditions



Electrical and Magnetic Parameters

5.5 Angle Calculation

5.5.1 Components of the Output Signals

The X and Y signals at the output can be described with following equations:

$X = A_{\rm X} \times \cos(\alpha + \varphi_{\rm X}) + O_{\rm X}$					
$Y = A_{\rm Y} \times \sin$	$n(\alpha + \phi_Y) + O_Y$				
A_X : Amplitude of X (= cos) Signal	A_{Y} : Amplitude of Y (= sin) Signal				
O_X : Offset of X (= cos) Signal	O_{Y} : Offset of Y (= sin) Signal				
ϕ_X : Phase error of X (= cos) Signal	ϕ_{Y} : Phase error of Y (= sin) Signal				

5.5.2 GMR Error Compensation

Temperature dependent Offset Value

To increase the accuracy, the temperature dependent offset drift can be compensated. The temperature of the chip has to be read out. The Offset values O_X and O_Y have to be multiplied with the Offset temperature coefficient and the temperature value.

$$O_{\rm X} = O_{\rm X25} + \frac{KT_{\rm OX}}{S_{\rm T}} \times (T - T_{25})$$
$$O_{\rm Y} = O_{\rm Y25} + \frac{KT_{\rm OY}}{S_{\rm T}} \times (T - T_{25})$$

 O_{X25} , O_{Y25} : Offset value at 25°C in digits

 T_{25} : Temperature value at 25°C in digits

T: Temperature value in digits

 S_T : Sensitivity of the temperature measurement path, (see chapter "**Temperature Measurement**" on Page 46).



Electrical and Magnetic Parameters

Offset Correction

After read-out of the X and Y value first the temperature corrected offset value has to be subtracted.

$$X_1 = X - O_X$$
$$Y_1 = Y - O_Y$$

Amplitude Normalization

Then the X and Y values are normalized using the peak values determined in the calibration.

$$X_2 = \frac{X_1}{A_X}$$
$$Y_2 = \frac{Y_1}{A_Y}$$

Non-Orthogonality Correction

The influence of the non-orthogonality can be compensated using following equation. Only the Y channel has to be corrected.

$$Y_3 = \frac{Y_2 - X_2 \times \sin(-\varphi)}{\cos(-\varphi)}$$

Resulting Angle

After correction of all errors, the resulting angle can be calculated using the arctan function¹⁾.

$$\alpha = \arctan\left(\frac{Y_3}{X_2}\right) - \varphi_X$$

¹⁾ μ C-function "arctan2(Y₃,X₂)" to resolve 360°



Electrical and Magnetic Parameters

5.6 **GMR Parameters after Calibration**

After calibration under the conditions specified in **Table 9** "**GMR calibration conditions**" **on Page 19**, the sensor has following remaining error:

The error value refers to $B_Z = 0 \text{ mT}$ and operating conditions given in **Table 3** "Operating Range (- 40°C < T_J < 150°C)" on Page 14.

Table 10 GMR parameter with temperature dependent offset compensation

Parameter	Symbol	Limit Values			Unit	Notes
		min.	typ. 1)	max.		
Overall Error		-	0.7	2,0	0	2) 3)

¹⁾ At 25°C, B=30mT

²⁾ incl. hysteresis error

³⁾ At 0h



Signal Processing

TLE5010

6 Signal Processing

Table 11 Signal Processing

Parameter	Symbol	Limit V	/alues		Unit	Notes
		min. typ. ¹⁾ max.				
Internal Cutoff	$f_{Cut-Off}$	-	4.9	-	kHz	FIR_BYP=0
Frequency (-3dB) of sin or cos Value			19.6			FIR_BYP=1
Update Time of sin or cos Value ²⁾	t _{upd}	-	81,9	-	μs	FIR_BYP=0
		-	20,5	-		FIR_BYP=1
Settle Time 3)	t _{settle}	-	163,8	-		FIR_BYP=0
		-	41,0	-		FIR_BYP=1
Peak ADC Output value	ADC _{Pk}	-	-	23230	digits	signed 16 bit integer (2s complement) ^{4) 5)} ⁶⁾

¹⁾ For 4 Mhz input frequency

²⁾ $t_{upd} = 8192 / (25 \text{ x f}_{CLK}) \text{ for FIR}_BYP = 0$ $t_{upd} = 8192 / (100 \text{ x f}_{CLK}) \text{ for FIR}_BYP = 1$

³⁾ $t_{settle} = 2 \times t_{upd}$, after change of ADC input source

⁴⁾ Output values are valid up to this limit. Above it, corrupted results may occur due to non-linearity of the ADC.

⁵⁾ The internal quantization is typically 5.166 μ V per digit.

⁶⁾ Correspond to max. GMR output value.



7

Clock Supply (CLK Timing Definition)

Clock Supply (CLK Timing Definition)

The clock signal input "CLK" must fulfill certain requirements which are described in the following:

- The high or low pulse width must not exceed the specified values, because the PLL needs a minimum pulse width and must be spike filtered.
- The duty cycle factor should be 0.5 but can deviate to the values limited by *t*_{CLKh(f_min)} and *t*_{CLKl(f_min)}.
- The PLL is triggered at the positive edge of the clock. If more than 2 edges are missing, a chip reset is generated automatically.



Figure 6 CLK Timing Definition

	Table 12	CLK Timing	Specification
--	----------	-------------------	---------------

Parameter	Symbol	Limit V	/alues		Unit	Notes
		min.	typ.	max.		
Input Frequency	<i>f</i> _{CLK}	3.9	4.00	4.2	MHz	
CLK Duty Cycle 1)	CLK _{DUTY}	30	50	70	%	
CLK rise time	t _{CLKr}	-	-	20	ns	from $V_{\rm L}$ to $V_{\rm H}$
CLK fall time	t _{CLKf}	-	-	20	ns	from $V_{\rm H}$ to $V_{\rm L}$
PLL Frequency	f _{PLL}	-	100	-	MHz	f _{CLK} * 25
Digital Clock	<i>f</i> _{DIG}	-	25	-	MHz	(25/4)*f _{CLK}
Digital Clock Periode	t _{DIG}	-	40	-	ns	4 / (25 * f _{CLK})

¹⁾ Minimum duty cycle factor: t_{CLKh(f_min)} / t_{CLK(f_min)} with t_{CLK(f_min)} = 1 / f_{CLK(f_min)} Maximum duty cycle factor: t_{CLKh(f_max)} / t_{CLK(f_min)} with t_{CLKh(f_max)} = t_{CLK(f_min)} - t_{CLKl(min)}



8

Synchronous Serial Communication Interface (SSC)

Synchronous Serial Communication Interface (SSC)

The 3 pin synchronous serial interface (SSC) has a bidirectional data line (open drain), serial clock signal and chip select.

It is designed to communicate with a micro controller with bidirectional SSC interface supporting Open Drain. Other micro controllers may require an external NPN transistor. This allows communication with SPI compatible devices.



Figure 7 SSC Half-Duplex Configuration for µC with Open Drain support



Figure 8 SSC Half-Duplex Configuration for µC without Open Drain support



Synchronous Serial Communication Interface (SSC)

8.1 SSC Timing Definition

SSC Timing Diagram



Figure 9 SSC Timing Definition

• SSC Inactive Time (CS_{off})

The SSC inactive time defines the delay, before the TLE5010 can be selected again after a transfer. The TLE5010 reacts only to one command after SSC inactive time. Then the SSC Interface of the TLE5010 is disabled until the next SSC Inactive Time is performed.

• DATA Write Time (*t*_{DATW})

During this time the TLE5010 changes the data line, thus the data are invalid. The DATA Write Time values are defined without pull-up resistor.

- Pull-up Time Value (t_{PU}) The value in Table 13 "SSC Timing Specification" on Page 27 is estimated with 60 ns.
- Chip Select Off time (t_{CSOFF})



Synchronous Serial Communication Interface (SSC)

Table 13	SSC Timing Specification ¹⁾
----------	--

Parameter	Symbol	Limit Valu	es		Unit	Notes
		min.	typ.	max.		
SSC Baud Rate	fssc	-	2.0	2.1 ²⁾	MBit / s	
CS Setup Time	t _{CSs}	3* <i>t</i> _{DIG} +10	-	-	ns	
CS Hold Time	t _{CSh}	5* <i>t</i> _{DIG} +10	-	-	ns	
CS _{off}	t _{CSoff}	10* <i>t</i> _{DIG}	-	-	ns	SSC inactive time
SCK High	t _{SCKh}	5*t _{DIG}	-	-	ns	
SCK Low	t _{SCKI}	5*t _{DIG}	-	-	ns	
DATA Read Time	t _{DATr}	6* <i>t</i> _{DIG} -10	-	7* <i>t</i> _{DIG} +10	ns	SSC_FILT = 0
(Data Valid Time)		5* <i>t</i> _{DIG} -10	-	7* <i>t</i> _{DIG} +10		SSC_FILT = 1
DATA Write Time (Data Valid Time) 3)	t _{DATw}	6* <i>t</i> _{DIG} +25	-	7* <i>t</i> _{DIG} +50 + <i>t</i> _{PU}	ns	
DATA slope	t _{DATs}	-	20	30 ⁴⁾	ns	Falling edge ⁵⁾

¹⁾ Timings have to be calculated acc. Table 12 "CLK Timing Specification" on Page 24.

²⁾ $f_{CLK}/2$, synchronized to f_{CLK} if fCLK = $f_{CLK}(max)$

³⁾ t_{PU} is the time generated by the pull-up resistor

⁴⁾ Not tested.

 $^{\rm 5)}~$ Internal slope control of falling edge for data bit transition from $V_{\rm H}$ to $V_{\rm L}.$



Synchronous Serial Communication Interface (SSC)



Figure 10 SSC Interface Timing Details with worst-case specified Timing

Note:

- The read window includes the sampling of the data bit.
- For SSC_FILT = 1, the 2-of-3 selection is already regarded.
 Only the 2 last data values have to be equal.
- For SSC_FILT = 0 only one sample point is selected.



Synchronous Serial Communication Interface (SSC)

The margin time in following table is the time between write access to the SSC Data Line and the earliest possible sample read of the TLE5010 itself for read back.

It is useful to have a maximum distance between WRITE and subsequent READ. This ensures a reliable read back of the written data for the Slave-Active Byte generation.

 Table 14
 Maximum Pull-up Time Margin with worst-case specified Timing

SSC_FILT	SSC_TIMING	Min. t _{PU} Margin ¹⁾	Unit	Comment
0	don't care	90	ns	
1		50		

¹⁾ Calculation: Margin=t_{SCKI(min)}+t_{DATwMAX}-(t_{PU})-t_{DATrMIN}.For Margin<50 ns no problems can occur.

8.2 SSC Baud rate

The SSC Baud rate depends on the internal clock frequency.

12 internal digital clock cycles are necessary to ensure a reliable operation.

Therefore the maximum SSC Baud rate depends on the external CLK.

$$f_{\rm SSC} = \frac{f_{\rm CLK}}{2}$$

8.3 SSC Spike Filter

A SSC Spike Filter for all SSC lines can be selected via the **SSC_FILT** bit.

8.3.1 SSC Spike Filter Off

When the spike filter is disabled, each slope of a rising voltage is used to define a bit. This is independent of the length of the sampled pulse.

For example a positive spike generates therefore a rising and a falling edge.



Synchronous Serial Communication Interface (SSC)

8.3.2 SSC Spike Filter On

A sliding window with four consecutive sample bits is analyzed.

The sample frequency is:

$$f_{\rm S} = \frac{1}{f_{\rm DIGIT}}$$

Rising Edge Detect for SCK

- After a rising edge (LH combination), at least one of the 2 following samples has to be 'high'. *Valid bit combinations: 0111, 0110, 0101.*
- A falling condition has to be detected before.

Falling Edge Detect for SCK

- After a falling edge (HL combination), at least one of the 2 following samples has to be 'low'. *Valid bit combinations: 1000*, 1001, 1010.
- A rising condition has to be detected before.



Figure 11 SSC Spike Filter

Filter for DATA and \overline{CS}

- The <u>DA</u>TA pin has a '2-of-3' filter.
- The CS input has a '2-of-3' filter, which suppresses only positive spikes.



Synchronous Serial Communication Interface (SSC)

8.4 SSC Data Transfer

The following transfer bytes are possible:

- Command byte (to access and change operating modes of the TLE5010)
- Data bytes (any data transferred in any direction)
- CRC byte (cyclic redundancy check)
- Slave Active byte (response of all selected slaves)



Figure 12 SSC Data Transfer (Data Read Example)

8.5 SSC Command Byte

The TLE5010 is controlled by a command byte. It is sent first at every data transmission.

Table 15 Structure of the Command Byte

Name	Bits	Description
RW	[7]	Read - Write '0' = write, '1' = read
ADDR	[63]	Address to be read / written '015' - register start address (address auto increment)
ND	[20]	Number of data bytes '07' - number of data bytes to be transferred



Register Table

9 Register Table

This chapter defines the complete address range as well as all registers of the TLE5010. It also defines the read/write access rights of the specific registers. In the following table values through symbols are listed. Access to the registers is done via the SSC interface.

Addr.	Name	Bits								
		7	6	5	4	3	2	1	0	
00 _H	CTRL1	-	-	-	-	SSC_ FILT	-	AUTO	UR	
01 _H	XL		X _{Low}							
02 _H	XH		X _{High}							
03 _H	YL		Y _{Low}							
04 _H	YH				Y _{Hig}					
05 _H	FCNT_ STAT	-	STAT_ VR	GMR_ OFF	UPDATE		FCNT			
06 _H	FSYNC_ INV	FILT_ INV	FSYNC							
07 _H	ANGT	-	ANGT_ EN ANGT_Y ANGT_X							
08 _H	-		reserved							
09 _H	-		reserved							
0A _H	-				reserv	/ed				
0B _H	-		reserved							
0C _H	TST	TEMP_ EN	ADCPY	FILT_ PAR	FILT_ CRS	FILT_ BYP	TST_ ADC	TST_ GMR	TST_ CHAN	
0D _H	ID	DEV_ID REV_ID								
0E _H	LOCK		LOCK							
0F _H	CRTL2	VDD_ OV	VDD_ OFF	GND_ OFF	VRG_ OV	VRA_ OV	VRD_ OV	S_I	NO	

Table 16 Address Map



Bit Types

Register Table

Abbreviation	Function	Description
L	Locked	Locked register. These registers can only be written, when the unlock- value is written in the lock register (0E_H). This ensures, that these bits cannot be modified unwanted during normal operation.
U	Update	Update-Buffer is for this bit is present. In case of an Update Command and the Update- Mode bit (UR in CTRL1) is set, the immediate values are stored in this Update-Buffer simultaneous. This enables a snapshot of all necessary system parameters at the same time.
S	Status	Reset only after readout
R	Read	Read-only registers
W	Write	Read and write registers



Register Table

CTRL1 Addr: 00_H

	7	6	5	4	3	2	1	0
r	eserved	reserved	reserved	reserved	SSC_FILT	reserved	AUTO	UR
	-	-	-	WL	WL	-	WL	WL

Field	Bits	Туре	Description
reserved	7	-	reserved, has to be set to 0
reserved	6 - reserved, has to be set to 0		
reserved	5	-	reserved, has to be set to 0
reserved	4	-	reserved, has to be set to 0
SSC_FILT	3	WL	S <u>SC</u> Digital Spike Filter enable for all SSC lines (CS, CLK and DATA) 0: Digital SSC Spike filters off 1: Digital SSC Spike filters on (modified timing)
reserved	2	-	reserved, has to be set to 0
AUTO	1	WL	Automatic update at angle tests 0: no automatic update in Angle Test Mode 1: automatic update-command after t_{settle} , counters FSYNC and FCNT are reset to "0". Then the Angle-Test (ANGT_EN) is automatically disabled and switches back to normal operation. Also the UPDATE bit is toggled
UR	0	WL	Update / Run Mode 0: Run Mode (Buffer1 values are immediate values) 1: Update Mode (Buffer2 values are stored values)



Register Table

The values in Register 01H to 04H represent one byte of two's complement signed 16 bit integer values.





Register Table

FCNT_STAT

Addr: (05 _H
---------	-----------------

Addr: 05 _H				Reset Valu	ue: 80 _H		
7	6	5	4	3	2	1	0
reserved	STAT_VR	GMR_OFF	UPDATE		FC	NT	
-	R S	RU	RS		R	U	

Field	Bits	Туре	Description		
reserved	7	-			
STAT_VR 6 RS		RS	 Voltage Regulator Status This bit is a logical OR combination of Digital, Analog, GMR and VDD_{OV} Comparator and GND_{OFF}, and VDD_{OFF} Comparator outputs. 0: Voltage Supply ok 1: Voltage Supply not ok 		
GMR_OFF	5	RU	 ADC Values are no GMR values (e.g.: Temperature measurement is active) This bit indicates, whether GMR values or any other values are connected to the ADCs. This value is read back from the multiplexer control signals. 0: X,Y Values are GMR values 1: X,Y Values normally represent temp. measurement or angle test values. In case of non functional MUX this bit is set to "1" 		
(update con		RU	Update Toggle bit. This bit toggles after every update (update command or automatic update at angle test) The bit is independent of 'UR' bit in CTRL1		
FCNT	3-0	RU	Frame Counter (4 bit unsigned integer value) This counter counts every new X,Y value pair coming out of the data path. (approx. 80µs) This counter is reset to 0_H after any write to FSYNC and after every change of the ANGT_EN bit. As t_{settle} time has to be waited for valid X,Y data, this counter must be $\ge 2_H$ to indicate valid X,Y values. If it overflows, it resets to 3_H to show, that values are still valid. Note: If FIR_BYP is activated, this counter counts 4 times faster!		


Register Table

FSYNC_INV

Addr: 06 _H				Reset Valu	ue: 00 _H		
7	6	5	4	3	2	1	0
FILT_INV				FSYNC	1	1	
WU		<u> </u>		WU	•	•	•

Field	Bits	Туре	Description
FILT_INV	7	WU	Filter Input Inversion (to check the digital data path during operation) 0: Filter Inputs are not inverted 1: Filter Inputs are inverted
FSYNC	6-0	WU	Frame Synchronization (7bit unsigned integer value) The Filter Update time of approx. 80 µs results from the filter decimation. The phase of this decimation can be set and checked by this counter. If FIR_BYP is activated, this counter overflows at the value 31 _D .

ANGT

Addr: 07_H

Reset Value: 00_H

7	6	5	4	3	2	1	0
reserved	ANGT_EN		ANGT_Y			ANGT_X	
-	W		W	I		W	<u> </u>

Field	Bits	Туре	Description			
reserved	7	-	reserved, has to be set to 0			
ANGT_EN	6	W	Angle Test Enable 0: Angle Test disable command 1: Angle Test enable command in this case X and Y values represent resistive test values, which can be used to simulate angle values			
ANGT_Y	5-3	W	Angle Test X and Y value			
ANGT_X	2-0	W	see : Table 17 "Functional Angle Test" on Page 45			



Register Table

Reserved Registers (08_H to 0B_H)

The values in these registers are 8 bit unsigned integer values.

The values in addr.8 and addr.9 have to be in reset status.

Reserved Addr: 08 _H								
7	6	5	4	3	2	1	0	
	1		Rese	erved	·	' I		
Reserved Addr: 09 _H				Reset Va	lue: 00 _H			
7	6	5	4	3	2	1	0	
			Rese	erved				



TST

Register Table

Addr: 0C _H				Reset Valu	ue: 00 _H		
7	6	5	4	3	2	1	0
TEMP_EN	ADCPY	FILT_PAR	FILT_CRS	FIR_BYP	TST_ADC	TST_GMR	TST_ CHAN
WL	WL	WL	WL	WL	WL	WL	WL

Field	Bits	Туре	Description
TEMP_EN	7	WL	Temperature Device Enable 0: Temperature Measurement disabled 1: Temperature Measurement enabled The X value represents the temperature. Automatic update mode enabled, if AUTO='1'
ADCPY	6	WL	Y Polarity0: No inversion of Y bit stream1: Inversion of Y bit stream (rotating direct. changed)
FILT_PAR	5	WL	Filter switched parallel 0: Filters in normal mode 1: Filters parallel, input selected by TST_CHAN
FILT_CRS	4	WL	Filter switched across 0: Filters in normal mode 1: Filters crossed, X and Y outputs are exchanged
FIR_BYP	3	WL	FIR Filter Bypass 0: No FIR Bypass 1: FIR Bypass
TST_ADC ¹⁾	2	WL	ADC input switch to TST1and TST2 0: No ADC input switch, normal operation 1: ADC input switched to TST1,2, ADC selected by TST_CHAN ²⁾
TST_GMR ¹⁾	1	WL	GMR switch to TST1and TST2 0: No GMR switch, normal operation 1: GMR switched to TST1,2 ²⁾
TST_CHAN	0	WL	Test Channel select 0: X channel linked to TST1and TST2 1: Y channel linked to TST1and TST2

¹⁾ Only for test purposes

²⁾ if TST_ADC and TST_GMR are set to '1' at the same time, TST_GMR is forced to 0. TST_ADC has the higher priority.



Register Table

ID Addr: 0D _H				Reset Valı	ue: 12 _H		
7	6	5	4	3	2	1	0
	DEV	/_ID			DEV_	REV	
	F	2	I		F	8	<u>ı</u>

Field	Bits	Туре	Description
DEV_ID	7-4	R	Device Identifier 001 _H : TLE5010 productive chip
DEV_REV	3-0	R	Device Revision (current number) 00_H : TLE5010 productive chip, 1st revision (B11) 01_H : TLE5010 productive chip, 2nd revision (B21) 02_H : TLE5010 productive chip, 3rd revision (B31) 03_H : TLE5010 productive chip, 4th revision (B41) (Referred to errata sheets for further versions)



Field	Bits	Туре	Description
LOCK	7-0	W	Lock Byte ≠ 5A _H : Lock registers locked = 5A _H : Lock registers unlocked

CTRL2

Addr: 0F _H				Reset Valu	ue: 00 _H		
7	6	5	4	3	2	1	0
VDD_OV	VDD_OFF	GND_OFF	VRG_OV	VRA_OV	VRD_OV	S_NC)
R S	RS	R S	R S	R S	R S	WL	



Register Table

Field	Bits	Туре	Description			
VDD_OV	7	RS	V _{DD} Overvoltage Comparator 0: No V _{DD} Overvoltage occurred 1: V _{DD} Overvoltage occurred			
VDD_OFF	6	RS	V_{DD} - Off Comparator 0: No V_{DD} - Off occurred 1: V_{DD} - Off occurred			
GND_OFF	5	RS	GND - Off Comparator 0: No GND - Off occurred 1: GND - Off occurred			
VRG_OV	4	RS	GMR Voltage Regulator Overvoltage Comparator 0: Voltage ok 1: VRG Overvoltage occurred			
VRA_OV	3	R S	Analog Voltage Regulator Overvoltage Comparator 0: Voltage ok 1: VRA Overvoltage occurred			
VRD_OV	2	R S	Digital Voltage Regulator Overvoltage Comparator 0: Voltage ok 1: VRD Overvoltage occurred			
S_NO	1-0	WL	Slave Number Used in the SSC protocol			



Data Communication via SSC

10 Data Communication via SSC

- The data transmission order is 'MSB first'.
- Data is put on the data line with the rising edge on SCK and read with the falling edge on SCK.
- The SSC interface is byte aligned. Functions are activated after each transmitted byte.
- A "high" condition on the negated chip select pin (CS) of the selected TLE5010 interrupts the transfer immediately. The CRC calculator is automatically resetted.
- Every access to the TLE5010 with ND (number of data) ≥ 1 is done with address auto increment.
- After an auto-increment overflow the addresses are beginning from 00_H again.
- For every data transfer with ND ≥ 1 a 8 bit CRC byte will be appended by the selected TLE5010. No CRC byte is sent in a data transfer with ND = 0 (e.g. Update Command).
- After the CRC byte is sent, the bit represented by S_NO is pulled low by the selected slave in the Slave-Active-Byte (bits [3..0], low nibble). In this way, also broadcastmessages produce an individual feedback of every selected slave. This is necessary to differentiate the individual TLE5010 slave response, because the CRC byte is written by both TLE5010 in parallel.
- If the CRC byte on the bus is the same as the internal generated CRC of each TLE5010, each slave pulls low the dedicated bit in the Slave-Active-Byte (bits [7..4], high nibble). If not, the bit in the high nibble remains '1'.
- A write command to address 00_H with ND = 0 will update all values inside the TLE5010, and only in this case the transfer can proceed. Furthermore this command is add to the CRC-calculation of the following SSC Transfer.
- A command of "0000_0000" is called **'Update Command**'. This command transfers the present immediate values of each register to the update register. After an Update Command, the CS line need not set and reset again.
- After the CRC and Slave-Active byte have been sent the transfer ends. The TLE5010 always sends logical "1" and all following sent bits from the SSC Master are ignored (TLE5010 is in idle mode). To enable data transfers again the chip select pin (CS) of the TLE5010 has to be deselected for CS_{off} (see Table 13) once.
- If the update mode is selected (CTRL register, UR = '1'), all accesses are done to update registers where update registers are present. Other registers are accessed directly.



Data Communication via SSC

10.1 CRC Generation

- This CRC is according to the *J1850* Bus-Specification of 15.Feb.1994 for Class B Data Communication.
- Every new transfer resets the CRC generation.
- Every byte of a transfer will be taken into account to generate the CRC (also the sent command(s)).
- Generator Polynom: X8+X4+X3+X2+1, for the CRC generation the fast CRC generation circuit is used. (See Figure 13)
- The remainder of the fast CRC circuit is initial set to '11111111_B'.
- Remainder is bit inverted before transmission.

Figure 13 shows the fast CRC Polynom.

The zero extension for initial CRC calculation is included!



Figure 13 Fast CRC polynomial division circuit

10.2 Slave Active Byte Generation

The position of the '0' in a nibble corresponds to the given slave number.

The slave active byte (cccc_nnnn) is made up of a

- low nibble (nnnn). One '0' is generated always according to the slave number.
- high nibble (cccc). The '0' is only generated, if the readback CRC is correct.
- Slave1: S_NO = $0 \Rightarrow$ bit 0 is pulled low
- Slave2: $S_NO = 1 \Rightarrow$ bit 1 is pulled low
- Slave3: $S_NO = 2 \Rightarrow$ bit 2 is pulled low
- Slace4: $S_NO = 3 \Rightarrow$ bit 3 is pulled low

Slave Active Byte: 1110_1110

- Slave Active Byte: 1101_1101
- Slave Active Byte: 1011_1011
- Slave Active Byte: 0111_0111

```
Example for a communication disturbed by other bus participants:
```

Slave1: S_NO = 0 \Rightarrow bit 0 is pulled low, but the high nibble remains as '1111'.

> Slave Active Byte: 1111_110



TLE5010

Draft

Data Communication via SSC

Example: Update X and Y and set ADC-Test Mode

Command Data CRC (init all '0') 00000001 00000101 00000000 ----xor 11111111 _____ .A =11111110.0 • xor 10001110.1 . • _____ . • = 01110000.10 • .В xor 1000111.01 • • ----.--. = 0110111.110 .C xor 100011.101 . • ----. = 10100.0110.D • xor 10001.1101 • . -----• . = 00101.101101 .Е • xor 100.011101 . • ---. . = 001.11000001..F xor 1.00011101. . ---. . =.11011100.0 .G xor.10001110.1 • .----.-. = 1010010.10.Н xor 1000111.01 • ----.-= 10101.1100.I xor 10001.1101 • -----= 100.000100J. xor 100.011101 . ---. =01100100. Remainder 10011011 inverted Remainder Transmitted Sequence: Command Data CRC 00000001 00000101 10011011



Test Structures

11 Test Structures

Two different test signal structures are implemented in the TLE5010. These are:

- Functional angle test. In this case, well-knows signals feed the ADCs.
- Temperature measurement. This is useful to read out the chip temperature for compensation purposes.

11.1 Functional Angle Tests

It is possible to feed the ADCs with appropriate values to simulate a certain magnetposition and other GMR effects.

The values are generated with resistors on the chip.

Following X / Y ADC values can be programmed:

- 4 points, circle amplitude = 70.7% (0°, 90°, 180°, 270°)
- 8 points, circle amplitude = 100.0% (0°, 45°, 90°, 135°,180°, 225°, 270°, 315°)
- 8 points, circle amplitude = 122.1% (35.3°, 54.7°, 125.3°, 144.7°, 215.3°, 234.7°, 305.3°, 324.7°)
- 4 points, circle amplitude = 141.4% (45°, 135°, 225°, 315°)

Note: The 100% values correspond to typically 21700 digits and a voltage of ~ 110 mV.

Register Bits	X / Y Values (decimal)						
	min.	typ.	max.				
000	-400	0	400				
001	14800	15500	16200				
010	20700	21700	22700				
011		32767					
100 ¹⁾	-400	0	400				
101	-14800	-15500	-16200				
110	-20700	-21700	-22700				
111		-32768					

Table 17	Functional Angle Test
	······································

¹⁾ Not allowed to use.



TLE5010

Draft

Test Structures

ADC Test Vectors



Figure 14 ADC Test Vectors

11.2 Temperature Measurement

An internal bandgap voltage can be used to measure the temperature on the chip. This may be used to compensate temperature dependent errors.

The temperature value is sent out instead of the X value.

Table 18	Temperature Measurement
----------	-------------------------

Parameter	Symbol	Limit Va	alues	Unit	Notes	
		min.	typ.	max.		
Value at -40°C	T ₋₄₀	-	-	+22000	digits	
Value at 25°C	T ₂₅	+2550	+5775	+9000	digits	
Value at 150°C	T ₁₅₀	-22000	-	-	digits	
Temperature Sensitivity	ST	-	-188.75	-	dig / K	1)

¹⁾ Should be used for temperature compensation of offset errors



Test Structures

11.3 Angle Test and Temperature Measurement Timing

The angle test and the temperature readout is based on the same mechanism.

In the Normal Mode, the output path is linked to the angle test or temperature measurement unit until the mode is terminated.



Figure 15 Measurement in Normal Mode

In the Automatic Mode, the signal is automatically switched back to GMR measurement after the read-out of one value.



Figure 16 Measurement in Automatic Mode



Overvoltage Comparators

12 Overvoltage Comparators

Various comparators monitor the voltage in order to ensure a error free operation. The overvoltages must be active for at least t_{DEL} to set the test comparator bits in the SSC Interface registers. This works as digital spike suppression.

Parameter	Symbol	Limit Values			Unit	Notes	
		min.	typ.	max.			
Overvoltage	V _{OVG}	-	2.80	-	V		
Detection	V _{OVA}	-	2.80	-	V		
	V _{OVD}	-	2.80	-	V		
V _{DD} Overvoltage	V _{DDOV}	-	6.5	-	V		
GND - Off Voltage	V _{GNDoff}	-	0.54	-	V	$V_{\text{GND}_{\text{OFF}}} = V_{\text{GND}} - V_{\text{TST1}}$	
V _{DD} - Off Voltage	V _{VDDoff}	-	0.48	-	V	$V_{\text{VDD_off}} = V_{\text{CLK}} - V_{\text{DD}}$ or $V_{\text{SCK}} - V_{\text{DD}}$	
Spike filter Delay	t _{DEL}	-	10	-	μs	The error condition has to be longer than this value (min. 256 clocks of $f_{\rm DIG}$)	

Table 19 Test Comparators

12.1 Internal Supply Voltage Comparators

Every voltage regulator has an overvoltage comparator to detect a malfunction. If the nominal output voltage of 2.5 V is larger than V_{OVG} , V_{OVA} and V_{OVD} , then this overvoltage comparator is activated. It sets the VRx_OV bit.





12.2 V_{DD} Overvoltage Detection

This comparator (see **Figure 17**) monitors the external supply voltage at the V_{DD} pin. It activates the *STAT_VR* bit.



Overvoltage Comparators

12.3 GND - Off Comparator

This comparator is used to detect a voltage difference between the GND pin and TST1 (which must be soldered to GND in the application). It activates the $STAT_VR$ bit.

This circuit can detect a disconnection of the Supply GND Pin.





12.4 V_{DD} - Off Comparator

This comparator detects a disconnection of the V_{DD} pin supply voltage. In this case the TLE5010 is supplied by the SCK, CLK and CS input pins via the ESD structures. It activates the *STAT_VR* bit.

The retriggerable analog monoflop is necessary because of the not static signal of the CLK and SCK signals.

This comparator is also activated, if spikes on CLK or SCK achieve the condition:

 $(V_{\text{CLK}} - V_{\text{DD}}) > V_{\text{VDDoff}}$ or $(V_{\text{SCK}} - V_{\text{DD}}) > V_{\text{VDDoff}}$



Figure 19 V_{DD} - Off Comparator



Typical Application Circuit

13 Typical Application Circuit

The application circuit shows the μ C version with open drain capabilities.



Figure 20 Application Circuit

13.1 Angle Sensor System

A complete system may consist out of one TLE5010 and a micro controller. The second TLE5010 can be redundand in order to increase the system reliability. The μ C should contain a CORDIC coprocessor for fast angle calculations and a flash memory for the calibration data storage.



Package Information

14 Package Information

14.1 Package Parameters

Table 20	Package Parameters					
Parameter		Symbol	Limit Values			

Parameter	Symbol	Limit Values U			Unit	Notes
		min.	typ.	max.		
Thermal Resistance	R _{thJA}	-	150	200	K/W	Junction to Air ¹⁾
	R _{thJC}	-	-	75	K/W	Junction to Case
	R _{thJL}	-	-	85	K/W	Junction to Lead
Soldering Moisture Level			260°C			
Lead frame	Cu194 / OLIN					Fe 2.35%, P 0.03%, Cu 97.5%, Zn0.12% stamped
Plating	Sn 100%					> 7 µm
Molding Compound	EME-G700					Halogen Free

¹⁾ according to Jedec JESD51-7



Package Information

Package Outline PG-DSO-8



Figure 21 Package Outline PG-DSO-8



TLE5010

Package Information

Footprint PG-DSO-8



Figure 22 Footprint PG-DSO-8

Packing







Marking

Package Information





Processing

For processing recommendations please refer Infineon's "Notes on Processing"



Package Information

www.infineon.com