**TJA1042** High-speed CAN transceiver with Standby mode Rev. 02 – 8 July 2009 Proc

**Product data sheet** 

# 1. General description

The TJA1042 is a high-speed CAN transceiver that provides an interface between a Controller Area Network (CAN) protocol controller and the physical two-wire CAN bus. The transceiver is designed for high-speed (up to 1 Mbit/s) CAN applications in the automotive industry, providing the differential transmit and receive capability to (a microcontroller with) a CAN protocol controller.

The TJA1042 is a step up from the TJA1040, PCA82C250 and PCA82C251 high-speed CAN transceivers. It offers improved ElectroMagnetic Compatibility (EMC) and ElectroStatic Discharge (ESD) performance, and also features:

- Ideal passive behavior to the CAN bus when the supply voltage is off
- A very low-current Standby mode with bus wake-up capability
- Direct interfacing to microcontrollers with 3 V to 5 V supply voltages on TJA1042T/3 and TJA1042TK/3

These features make the TJA1042 an excellent choice for all types of HS-CAN networks, in nodes that require a low-power mode with wake-up capability via the CAN bus.

# 2. Features

# 2.1 General

- Fully ISO 11898-2 and ISO 11898-5 compliant
- Suitable for 12 V and 24 V systems
- Low ElectroMagnetic Emission (EME) and high ElectroMagnetic Immunity (EMI)
- V<sub>IO</sub> input on TJA1042T/3 and TJA1042TK/3 allows for direct interfacing with 3 V to 5 V microcontrollers (available in SO8 and very small HVSON8 packages respectively)
- SPLIT voltage output on TJA1042T for stabilizing the recessive bus level (available in SO8 package only)

# 2.2 Low-power management

- Very low-current Standby mode with host and bus wake-up capability
- Functional behavior predictable under all supply conditions
- Transceiver disengages from the bus when not powered up (zero load)

## 2.3 Protections

- High ESD handling capability on the bus pins
- Bus pins protected against transients in automotive environments



- Transmit Data (TXD) dominant time-out function
- Bus-dominant time-out function in Standby mode
- Undervoltage detection on pins V<sub>CC</sub> and V<sub>IO</sub>
- Thermally protected

# 3. Ordering information

#### Table 1.Ordering information

Type number <sup>[1]</sup>	Package				
	Name	Description	Version		
TJA1042T	SO8	plastic small outline package; 8 leads; body width 3.9 mm	SOT96		
TJA1042T/3	SO8	plastic small outline package; 8 leads; body width 3.9 mm	SOT96		
TJA1042TK/3	HVSON8	plastic thermal enhanced very small outline package; 8 leads; body width 3 mm; lead pitch 0.65 mm; exposed die pad	SOT782		

[1] TJA1042T with SPLIT pin; TJA1042T/3 and TJA1042TK/3 with  $V_{IO}\ pin.$ 

## High-speed CAN transceiver with Standby mode

# 4. Block diagram



TJA1042\_2 Product data sheet

# 5. Pinning information

# 5.1 Pinning



# 5.2 Pin description

### Table 2. Pin description

Symbol	Pin	Description
TXD	1	transmit data input
GND	2	ground supply
V <sub>CC</sub>	3	supply voltage
RXD	4	receive data output; reads out data from the bus lines
SPLIT	5	common-mode stabilization output; in TJA1042T version only
V <sub>IO</sub>	5	supply voltage for I/O level adapter; in TJA1042T/3 and TJA1042TK/3 versions only
CANL	6	LOW-level CAN bus line
CANH	7	HIGH-level CAN bus line
STB	8	Standby mode control input

# 6. Functional description

The TJA1042 is a HS-CAN stand-alone transceiver with Standby mode. It combines the functionality of the PCA82C250, PCA82C251 and TJA1040 transceivers with improved EMC and ESD handling capability and quiescent current performance. Improved slope control and high DC handling capability on the bus pins provide additional application flexibility.

The TJA1042 is available in two versions, distinguished only by the function of pin 5:

- The TJA1042T is 100 % backwards compatible with the TJA1040, and also covers existing PCA82C250 and PCA82C251 applications
- The TJA1042T/3 and TJA1042TK/3 allow for direct interfacing to microcontrollers with supply voltages down to 3 V

### 6.1 Operating modes

The TJA1042 supports two operating modes, Normal and Standby, which are selectable via pin STB. See <u>Table 3</u> for a description of the operating modes under normal supply conditions.

	operating mease		
Mode	Pin STB	Pin RXD	
		LOW	HIGH
Normal	LOW	bus dominant	bus recessive
Standby	HIGH	wake-up request detected	no wake-up request detected

#### Table 3.Operating modes

#### 6.1.1 Normal mode

A LOW level on pin STB selects Normal mode. In this mode, the transceiver can transmit and receive data via the bus lines CANH and CANL (see Figure 1 for the block diagram). The differential receiver converts the analog data on the bus lines into digital data which is output to pin RXD. The slope of the output signals on the bus lines is controlled and optimized in a way that guarantees the lowest possible EME.

### 6.1.2 Standby mode

A HIGH level on pin STB selects Standby mode. In Standby mode, the transceiver is not able to transmit or correctly receive data via the bus lines. The transmitter and Normal-mode receiver blocks are switched off to reduce supply current, and only a low-power differential receiver monitors the bus lines for activity. The wake-up filter on the output of the low-power receiver does not latch bus dominant states, but ensures that only bus dominant and bus recessive states that persist longer than t<sub>fltr(wake)bus</sub> are reflected on pin RXD.

In Standby mode, the bus lines are biased to ground to minimize the system supply current. The low-power receiver is supplied by  $V_{IO}$ , and is capable of detecting CAN bus activity even if  $V_{IO}$  is the only supply voltage available. When pin RXD goes LOW to signal a wake-up request, a transition to Normal mode will not be triggered until STB is forced LOW.

## 6.2 Fail-safe features

### 6.2.1 TXD dominant time-out function

A 'TXD dominant time-out' timer is started when pin TXD is set LOW. If the LOW state on pin TXD persists for longer than  $t_{to(dom)TXD}$ , the transmitter is disabled, releasing the bus lines to recessive state. This function prevents a hardware and/or software application failure from driving the bus lines to a permanent dominant state (blocking all network communications). The TXD dominant time-out timer is reset when pin TXD is set to HIGH. The TXD dominant time-out time also defines the minimum possible bit rate of 40 kbit/s.

### 6.2.2 Bus dominant time-out function

In Standby mode a 'bus dominant time-out' timer is started when the CAN bus changes from recessive to dominant state. If the dominant state on the bus persists for longer than  $t_{to(dom)bus}$ , the RXD pin is reset to HIGH. This function prevents a clamped dominant bus (due to a bus short-circuit or a failure in one of the other nodes on the network) from generating a permanent wake-up request. The bus dominant time-out timer is reset when the CAN bus changes from dominant to recessive state.

### 6.2.3 Internal biasing of TXD and STB input pins

Pins TXD and STB have internal pull-ups to  $V_{IO}$  to ensure a safe, defined state in case one or both of these pins are left floating.

### 6.2.4 Undervoltage detection on pins $V_{CC}$ and $V_{IO}$

Should  $V_{CC}$  drop below the  $V_{CC}$  undervoltage detection level,  $V_{uvd(VCC)}$ , the transceiver will switch to Standby mode. The logic state of pin STB will be ignored until  $V_{CC}$  has recovered.

Should  $V_{IO}$  drop below the  $V_{IO}$  undervoltage detection level,  $V_{uvd(VIO)}$ , the transceiver will switch off and disengage from the bus (zero load) until  $V_{IO}$  has recovered.

#### 6.2.5 Over-temperature protection

The output drivers are protected against overtemperature conditions. If the virtual junction temperature exceeds the shutdown junction temperature,  $T_{j(sd)}$ , the output drivers will be disabled until the virtual junction temperature falls below  $T_{j(sd)}$  and TXD becomes recessive again. Including the TXD condition ensures that output driver oscillation due to temperature drift is avoided.

### 6.3 SPLIT output pin and V<sub>IO</sub> supply pin

Two versions of the TJA1042 are available, only differing in the function of a single pin. Pin 5 is either a SPLIT output pin or a  $V_{IO}$  supply pin.

#### 6.3.1 SPLIT pin

Using the SPLIT pin on the TJA1042T in conjunction with a split termination network (see Figure 3 and Figure 4) can help to stabilize the recessive voltage level on the bus. This will reduce EME in networks with DC leakage to ground (e.g. from deactivated nodes with poor bus leakage performance). In Normal mode, pin SPLIT delivers a DC output voltage of  $0.5V_{CC}$ . In Standby mode or when  $V_{CC}$  is off, pin SPLIT is floating.

High-speed CAN transceiver with Standby mode



# 6.3.2 V<sub>IO</sub> supply pin

Pin V<sub>IO</sub> on the TTJA1042T/3 and TJA1042TK/3 should be connected to the microcontroller supply voltage (see Figure 5). This will adjust the signal levels of pins TXD, RXD and STB to the I/O levels of the microcontroller. Pin V<sub>IO</sub> also provides the internal supply voltage for the low-power differential receiver of the transceiver. For applications running in low-power mode, this allows the bus lines to be monitored for activity even if there is no supply voltage on pin V<sub>CC</sub>.

For versions of the TJA1042 without a V<sub>IO</sub> pin, the V<sub>IO</sub> input is internally connected to V<sub>CC</sub>. This sets the signal levels of pins TXD, RXD and STB to levels compatible with 5 V microcontrollers.

# 7. Application design-in information



High-speed CAN transceiver with Standby mode



# 8. Limiting values

#### Table 4. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). All voltages are referenced to GND.

Symbol	Parameter	Conditions		Min	Max	Unit
V <sub>x</sub>	voltage on pin x	no time limit; DC value				
		on pins CANH and CANL		-58	+58	V
		on any other pin		-0.3	+7	V
V <sub>trt</sub>	transient voltage	on pins CANH and CANL	<u>[1]</u>	-150	+100	V
V <sub>ESD</sub>	electrostatic discharge voltage	IEC 61000-4-2	[2]			
		at pins CANH and CANL	<u>[3]</u>	-9	+9	kV
		HBM	<u>[4]</u>			
		at pins CANH and CANL		-8	+8	kV
		at any other pin		-4	+4	kV
		MM	[5]			
		at any pin		-300	+300	V
		CDM	[6]			
		at corner pins		-750	+750	V
		at any pin		-500	+500	V
T <sub>vj</sub>	virtual junction temperature		[7]	-40	+150	°C
T <sub>stg</sub>	storage temperature			-55	+150	°C
T <sub>amb</sub>	ambient temperature			-40	+125	°C

[1] Verified by an external test house to ensure pins CANH and CANL can withstand ISO 7637 part 3 automotive transient test pulses 1, 2a, 3a and 3b.

[2] IEC 61000-4-2 (150 pF, 330  $\Omega$ ).

## **NXP Semiconductors**

#### High-speed CAN transceiver with Standby mode

- [3] ESD performance of pins CANH and CANL according to IEC 61000-4-2 (150 pF, 330  $\Omega$ ) has been be verified by an external test house. The result is equal to or better than ±8 kV (unaided).
- [4] Human Body Model (HBM): according to AEC-Q100-002 (100 pF, 1.5 k $\Omega$ ).
- [5] Machine Model (MM): according to AEC-Q100-003 (200 pF, 0.75  $\mu$ H, 10  $\Omega$ ).
- [6] Charged Device Model (CDM): according to AEC-Q100-011 (field Induced charge; 4 pF). The classification level is C5 (>1000 V).
- [7] In accordance with IEC 60747-1. An alternative definition of virtual junction temperature is:  $T_{vj} = T_{amb} + P \times R_{th(vj-a)}$ , where  $R_{th(vj-a)}$  is a fixed value to be used for the calculation of  $T_{vj}$ . The rating for  $T_{vj}$  limits the allowable combinations of power dissipation (P) and ambient temperature ( $T_{amb}$ ).

# 9. Thermal characteristics

#### Table 5. Thermal characteristics

According to IEC 60747-1.

Symbol	Parameter	Conditions	Value	Unit
R <sub>th(vj-a)</sub>	thermal resistance from virtual junction to ambient	SO8 package; in free air	145	K/W
		HVSON8 package; in free air	50	K/W

# **10. Static characteristics**

#### Table 6. Static characteristics

 $T_{vj} = -40 \circ C$  to  $+150 \circ C$ ;  $V_{CC} = 4.5 \text{ V}$  to 5.5 V;  $V_{IO} = 2.8 \text{ V}$  to 5.5 V<sup>[1]</sup>;  $R_L = 60 \Omega$  unless specified otherwise; All voltages are defined with respect to ground; Positive currents flow into the IC.<sup>[2]</sup>

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
Supply; pi	in V <sub>CC</sub>					
V <sub>CC</sub>	supply voltage		4.5	-	5.5	V
I <sub>CC</sub> supply curr	supply current	Standby mode				
		TJA1042T; includes I <sub>IO</sub>	-	10	15	μΑ
		TJA1042T/3 or TJA1042TK/3	-	-	5	μΑ
		Normal mode				
		recessive; $V_{TXD} = V_{IO}$	2.5	5	10	mA
		dominant; $V_{TXD} = 0 V$	20	45	70	mA
V <sub>uvd(VCC)</sub>	undervoltage detection voltage on pin $V_{CC}$		3.5	-	4.5	V
I/O level a	dapter supply; pin V <sub>IO</sub> [1]					
V <sub>IO</sub>	supply voltage on pin V <sub>IO</sub>		2.8	-	5.5	V
I <sub>IO</sub>	supply current on pin V <sub>IO</sub>	Standby mode	5	-	14	μA
		Normal mode				
		recessive; $V_{TXD} = V_{IO}$	15	80	200	μΑ
		dominant; V <sub>TXD</sub> = 0 V	100	350	1000	μA
V <sub>uvd(VIO)</sub>	undervoltage detection voltage on pin V <sub>IO</sub>		1.3	2.0	2.7	V
Standby n	node control input; pin STB					
V <sub>IH</sub>	HIGH-level input voltage		$0.7 V_{IO}$	-	V <sub>IO</sub> + 0.3	V
V <sub>IL</sub>	LOW-level input voltage		-0.3	-	0.3V <sub>IO</sub>	V
I <sub>IH</sub>	HIGH-level input current	$V_{STB} = V_{IO}$	-1	-	+1	μΑ

### High-speed CAN transceiver with Standby mode

#### Table 6. Static characteristics ...continued

 $T_{vj} = -40 \ ^{\circ}C$  to  $+150 \ ^{\circ}C$ ;  $V_{CC} = 4.5 \ V$  to  $5.5 \ V$ ;  $V_{IO} = 2.8 \ V$  to  $5.5 \ V_{\_1}^{[1]}$ ;  $R_L = 60 \ \Omega$  unless specified otherwise; All voltages are defined with respect to ground; Positive currents flow into the IC.<sup>[2]</sup>

Symbol	Parameter	Conditions		Min	Тур	Max	Unit
IIL	LOW-level input current	$V_{STB} = 0 V$		-15	-	-1	μA
CAN trans	mit data input; pin TXD						
V <sub>IH</sub>	HIGH-level input voltage			$0.7 V_{\text{IO}}$	-	V <sub>IO</sub> + 0.3	V
VIL	LOW-level input voltage			-0.3	-	$0.3V_{\text{IO}}$	V
Ін	HIGH-level input current	$V_{TXD} = V_{IO}$		-5	-	+5	μA
IIL	LOW-level input current	Normal mode; V <sub>TXD</sub> = 0 V		-260	-150	-30	μΑ
C <sub>i</sub>	input capacitance		[3]	-	5	10	pF
CAN recei	ve data output; pin RXD						
I <sub>OH</sub>	HIGH-level output current	$V_{RXD} = V_{IO} - 0.4 \text{ V}; V_{IO} = V_{CC}$		-8	-3	-1	mA
l <sub>OL</sub>	LOW-level output current	$V_{RXD} = 0.4 V$ ; bus dominant		2	5	12	mA
Bus lines;	pins CANH and CANL						
V <sub>O(dom)</sub>	dominant output voltage	$V_{TXD} = 0 V; t < t_{to(dom)TXD}$					
/ <sub>O(dom)</sub> dominant output voltage		pin CANH		2.75	3.5	4.5	V
		pin CANL		0.5	1.5	2.25	V
V <sub>dom(TX)sy</sub> m	transmitter dominant voltage symmetry	$V_{dom(TX)sym} = V_{CC} - V_{CANH} - V_{CANL}$		-400	-	+400	mV
	bus differential output voltage			1.5	-	3	V
		$V_{TXD} = V_{IO}$ ; $V_{CC} = 4.75$ V to 5.25 V recessive; no load		-50	-	+50	mV
V <sub>O(rec)</sub>	recessive output voltage	Normal mode; $V_{TXD} = V_{IO}$ ; no load		2	$0.5V_{CC}$	3	V
		Standby mode; no load		-0.1	-	+0.1	V
V <sub>th(RX)dif</sub>	differential receiver threshold	$V_{cm(CAN)} = -30 \text{ V to } +30 \text{ V}$	[4]				
	voltage	Normal mode		0.5	0.7	0.9	V
		Standby mode	[5]	0.4	0.7	1.15	V
V <sub>hys(RX)</sub> dif	differential receiver hysteresis voltage	$V_{cm(CAN)} = -30 \text{ V to } +30 \text{ V}$ Normal mode		50	120	200	mV
I <sub>O(dom)</sub>	dominant output current	$V_{TXD} = 0 V; t < t_{to(dom)TXD}; V_{CC} = 5 V$					
		pin CANH; V <sub>CANH</sub> = 0 V		-100	-70	-40	mA
		pin CANL; V <sub>CANL</sub> = 5 V / 40 V		40	70	100	mA
I <sub>O(rec)</sub>	recessive output current	Normal mode; $V_{TXD} = V_{IO}$ $V_{CANH} = V_{CANL} = -27$ V to +32 V		-5	-	+5	mA
IL	leakage current	$V_{CC} = V_{IO} = 0 V$ ; $V_{CANH} = V_{CANL} = 5 V$		-5	-	+5	μΑ
R <sub>i</sub>	input resistance			9	15	28	kΩ
ΔR <sub>i</sub>	input resistance deviation	between $V_{CANH}$ and $V_{CANL}$		-1	-	+1	%
R <sub>i(dif)</sub>	differential input resistance			19	30	52	kΩ
C <sub>i(cm)</sub>	common-mode input capacitance		<u>[3]</u>	-	-	20	pF
C <sub>i(dif)</sub>	differential input capacitance		[3]	-	-	10	pF

TJA1042\_2 Product data sheet

#### Table 6. Static characteristics ... continued

 $T_{vj} = -40 \circ C$  to  $+150 \circ C$ ;  $V_{CC} = 4.5 V$  to 5.5 V;  $V_{IO} = 2.8 V$  to 5.5  $V_{[1]}^{(1]}$ ;  $R_L = 60 \Omega$  unless specified otherwise; All voltages are defined with respect to ground; Positive currents flow into the IC.<sup>[2]</sup>

Symbol	Parameter	Conditions	Min		Тур	Max	Unit
Common	mode stabilization output; pir	SPLIT; only for TJA1042T					
Vo	output voltage	Normal mode I <sub>SPLIT</sub> = -500 μA to +500 μA	0.3V	сс	$0.5V_{CC}$	$0.7V_{CC}$	V
		Normal mode; $R_L = 1 M\Omega$	0.45	V <sub>CC</sub>	$0.5V_{CC}$	$0.55V_{CC}$	V
IL	leakage current	Standby mode V <sub>SPLIT</sub> = -58 V to +58 V	-5		-	+5	μA
Temperati	ure detection						
T <sub>j(sd)</sub>	shutdown junction temperature		<u>[3]</u> _		190	-	°C

[1] Only TJA1042T/3 and TJA1042TK/3 have a  $V_{IO}$  pin. With TJA1042T, the  $V_{IO}$  input is internally connected to  $V_{CC}$ .

[2] All parameters are guaranteed over the virtual junction temperature range by design. Products are 100 % tested at 125 °C ambient temperature (wafer level pretesting), and 100 % tested at 25 °C ambient temperature (final testing). Both pretesting and final testing use correlated test conditions to cover the specified temperature and power supply voltage range.

[3] Not tested in production.

[4]  $V_{cm(CAN)}$  is the common mode voltage of CANH and CANL.

[5] For TJA1042T/3 and TJA1042TK/3: values valid when  $V_{IO}$  = 4.5 V to 5.5 V; when  $V_{IO}$  = 2.8 V to 4.5 V, values valid when  $V_{cm(CAN)}$  = -12 V to +12 V.

# **11. Dynamic characteristics**

#### Table 7. Dynamic characteristics

 $T_{vj} = -40 \circ C$  to  $+150 \circ C$ ;  $V_{CC} = 4.5 \text{ V}$  to 5.5 V;  $V_{IO} = 2.8 \text{ V}$  to 5.5 V<sup>[1]</sup>;  $R_L = 60 \Omega$  unless specified otherwise. All voltages are defined with respect to ground. Positive currents flow into the IC.<sup>[2]</sup>

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
Transceiver t	timing; pins CANH, CANL, TXD and RX	D; see <mark>Figure 6</mark> and <mark>Figure 7</mark>				
t <sub>d(TXD-busdom)</sub>	delay time from TXD to bus dominant	Normal mode	-	65	-	ns
t <sub>d(TXD-busrec)</sub>	delay time from TXD to bus recessive	Normal mode	-	90	-	ns
t <sub>d(busdom-RXD)</sub>	delay time from bus dominant to RXD	Normal mode	-	60	-	ns
t <sub>d(busrec-RXD)</sub>	delay time from bus recessive to RXD	Normal mode	-	65	-	ns
t <sub>PD(TXD-RXD)</sub>	propagation delay from TXD to RXD	version with SPLIT pin Normal mode	60	-	220	ns
		versions with V <sub>IO</sub> pin Normal mode	60	-	250	ns
t <sub>to(dom)TXD</sub>	TXD dominant time-out time	V <sub>TXD</sub> = 0 V; Normal mode	0.3	2	12	ms
t <sub>to(dom)bus</sub>	bus dominant time-out time	Standby mode	0.3	2	12	ms
t <sub>fltr(wake)bus</sub>	bus wake-up filter time	version with SPLIT pin Standby mode	0.5	1	3	μs
		versions with V <sub>IO</sub> pin Standby mode	0.5	1.5	5	μs
t <sub>d(stb-norm)</sub>	standby to normal mode delay time		7	25	47	μs

[1] Only TJA1042T/3 and TJA1042TK/3 have a  $V_{IO}$  pin. With TJA1042T, the  $V_{IO}$  input is internally connected to  $V_{CC}$ .

[2] All parameters are guaranteed over the virtual junction temperature range by design. Products are 100 % tested at 125 °C ambient temperature (wafer level pretesting), and 100 % tested at 25 °C ambient temperature (final testing). Both pretesting and final testing use correlated test conditions to cover the specified temperature and power supply voltage range.



## High-speed CAN transceiver with Standby mode



# 12. Test information

# 12.1 Quality information

This product has been qualified to the appropriate Automotive Electronics Council (AEC) standard Q100 or Q101 and is suitable for use in automotive applications.

High-speed CAN transceiver with Standby mode

# 13. Package outline



### Fig 8. Package outline SOT96-1 (SO8)

High-speed CAN transceiver with Standby mode



#### HVSON8: plastic thermal enhanced very thin small outline package; no leads; 8 terminals; body 3 x 3 x 0.85 mm

Package outline SOT782-1 (HVSON8) Fig 9.

# 14. Soldering of SMD packages

This text provides a very brief insight into a complex technology. A more in-depth account of soldering ICs can be found in Application Note *AN10365 "Surface mount reflow soldering description"*.

## 14.1 Introduction to soldering

Soldering is one of the most common methods through which packages are attached to Printed Circuit Boards (PCBs), to form electrical circuits. The soldered joint provides both the mechanical and the electrical connection. There is no single soldering method that is ideal for all IC packages. Wave soldering is often preferred when through-hole and Surface Mount Devices (SMDs) are mixed on one printed wiring board; however, it is not suitable for fine pitch SMDs. Reflow soldering is ideal for the small pitches and high densities that come with increased miniaturization.

## 14.2 Wave and reflow soldering

Wave soldering is a joining technology in which the joints are made by solder coming from a standing wave of liquid solder. The wave soldering process is suitable for the following:

- Through-hole components
- Leaded or leadless SMDs, which are glued to the surface of the printed circuit board

Not all SMDs can be wave soldered. Packages with solder balls, and some leadless packages which have solder lands underneath the body, cannot be wave soldered. Also, leaded SMDs with leads having a pitch smaller than ~0.6 mm cannot be wave soldered, due to an increased probability of bridging.

The reflow soldering process involves applying solder paste to a board, followed by component placement and exposure to a temperature profile. Leaded packages, packages with solder balls, and leadless packages are all reflow solderable.

Key characteristics in both wave and reflow soldering are:

- Board specifications, including the board finish, solder masks and vias
- · Package footprints, including solder thieves and orientation
- The moisture sensitivity level of the packages
- Package placement
- Inspection and repair
- Lead-free soldering versus SnPb soldering

## 14.3 Wave soldering

Key characteristics in wave soldering are:

- Process issues, such as application of adhesive and flux, clinching of leads, board transport, the solder wave parameters, and the time during which components are exposed to the wave
- · Solder bath specifications, including temperature and impurities

### 14.4 Reflow soldering

Key characteristics in reflow soldering are:

- Lead-free versus SnPb soldering; note that a lead-free reflow process usually leads to higher minimum peak temperatures (see <u>Figure 10</u>) than a SnPb process, thus reducing the process window
- Solder paste printing issues including smearing, release, and adjusting the process window for a mix of large and small components on one board
- Reflow temperature profile; this profile includes preheat, reflow (in which the board is heated to the peak temperature) and cooling down. It is imperative that the peak temperature is high enough for the solder to make reliable solder joints (a solder paste characteristic). In addition, the peak temperature must be low enough that the packages and/or boards are not damaged. The peak temperature of the package depends on package thickness and volume and is classified in accordance with Table 8 and 9

#### Table 8. SnPb eutectic process (from J-STD-020C)

Package thickness (mm)	Package reflow temperature (°C)		
	Volume (mm <sup>3</sup> )		
	< 350	≥ 350	
< 2.5	235	220	
≥ 2.5	220	220	

#### Table 9. Lead-free process (from J-STD-020C)

Package thickness (mm)	Package reflow temperature (°C)				
	Volume (mm <sup>3</sup> )				
	< 350	350 to 2000	> 2000		
< 1.6	260	260	260		
1.6 to 2.5	260	250	245		
> 2.5	250	245	245		

Moisture sensitivity precautions, as indicated on the packing, must be respected at all times.

Studies have shown that small packages reach higher temperatures during reflow soldering, see Figure 10.

# High-speed CAN transceiver with Standby mode



For further information on temperature profiles, refer to Application Note AN10365 "Surface mount reflow soldering description".

# 15. Revision history

#### Table 10. Revision history

	sion mistory			
Document ID	Release date	Data sheet status	Change notice	Supersedes
TJA1042_2	20090708	Product data sheet	-	TJA1042_1
Modifications				
<ul> <li>Revised para</li> </ul>	ameter values in Table	4 (V <sub>ESD</sub> )		
<ul> <li>Revised para</li> </ul>	ameter values in Table	<u>6</u> (V <sub>O</sub> for SPLIT pin)		
TJA1042_1	20090309	Product data sheet	-	-

# **16. Legal information**

## 16.1 Data sheet status

Document status[1][2]	Product status <sup>[3]</sup>	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

### 16.2 Definitions

**Draft** — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

# 16.3 Disclaimers

**General** — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

**Right to make changes** — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) may cause permanent damage to the device. Limiting values are stress ratings only and operation of the device at these or any other conditions above those given in the Characteristics sections of this document is not implied. Exposure to limiting values for extended periods may affect device reliability.

Terms and conditions of sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <a href="http://www.nxp.com/profile/terms">http://www.nxp.com/profile/terms</a>, including those pertaining to warranty, intellectual property rights infringement and limitation of liability, unless explicitly otherwise agreed to in writing by NXP Semiconductors. In case of any inconsistency or conflict between information in this document and such terms and conditions, the latter will prevail.

**Export control** — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from national authorities.

**No offer to sell or license** — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

### 16.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

# 17. Contact information

For more information, please visit: http://www.nxp.com

For sales office addresses, please send an email to: salesaddresses@nxp.com

### High-speed CAN transceiver with Standby mode

# **18. Contents**

founded by

**PHILIPS** 

1	General description	. 1
2	Features	. 1
2.1	General	. 1
2.2	Low-power management	
2.3	Protections	. 1
3	Ordering information	. 2
4	Block diagram	. 3
5	Pinning information	. 4
5.1	Pinning	. 4
5.2	Pin description	. 4
6	Functional description	. 5
6.1	Operating modes	. 5
6.1.1	Normal mode	. 5
6.1.2	Standby mode	
6.2	Fail-safe features	
6.2.1	TXD dominant time-out function	
6.2.2	Bus dominant time-out function	
6.2.3 6.2.4	Internal biasing of TXD and STB input pins	
6.2.4 6.2.5	Undervoltage detection on pins $V_{CC}$ and $V_{IO}$ . Over-temperature protection	
6.3	SPLIT output pin and V <sub>IO</sub> supply pin	
6.3.1	SPLIT pin	
6.3.2	V <sub>IO</sub> supply pin	
7	Application design-in information	
8	Limiting values	
9	Thermal characteristics.	
10	Static characteristics	
11	Dynamic characteristics	
12	Test information	13
12.1	Quality information	13
13	Package outline	14
14	Soldering of SMD packages	
14.1	Introduction to soldering	
14.2	Wave and reflow soldering	16
14.3	Wave soldering	16
14.4	Reflow soldering	17
15	Revision history.	18
16	Legal information	
16.1	Data sheet status	19
16.2	Definitions	19
16.3	Disclaimers	19
16.4	Trademarks	19
17	Contact information	19
18	Contents	20

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

© NXP B.V. 2009.

All rights reserved.

For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com

Date of release: 8 July 2009 Document identifier: TJA1042\_2