# TOSHIBA MOS MEMORY PRODUCTS

# 32,768 WORD X 8 BIT CMOS UV ERASABLE AND ELECTRICALLY PROGRAMMABEL READ ONLY MEMORY

# SILICON STACKED GATE MOS

# TC57256AD-15 TC57256AD-20

# DESCRIPTION

The TC57256AD is a 32,768 word x 8 bit CMOS ultraviolet light erasable and electrically programmable read only memory. For read operation, the TC 57256AD's access time is 150ns, and the TC57256AD operates from a single 5-volt power supply and has low power standby mode which reduces the power dissipation without increasing access time. The standby mode is achieved by applying a TTL-high

# **FEATURES**

- Peripheral circuit: CMOS Memory cell : N-MOS
- Low power dissipation 30mA/6.7MHZ (atcive) 100µA (standby)
- Fast access time TC57256AD-15 150ns TC57256AD-20 200ns

#### **PIN CONNECTION** (TOP VIEW)

VPPEI	28 VCC
A 12 C 2	27 A 14
A7 [] 3	26 A 13
A6 C 4	25 A8
As C 5	24 A9
A4 <b>[</b> 6	23 D A II
A3 (C) 7	22 0 OE
A2 0 8	21 0 410
A1 (29	20 0 CE
Ao 0 10	19 0 07
00 11	18006
01 112	17 0 05
02 013	16 04
	15 0 03

# **PIN NAMES**

$A_0 \sim A_{14}$	Address Inputs
$O_0 \sim O_7$	Outputs (Inputs)
CE	Chip Enable Input
ŌE	Output Enable Input
Vpp	Program Supply Voltage
Vcc	Power Supply Voltage (+5V)
GND	Ground

# MODE SELECTION

PIN	ĈĒ	ŌĒ	Vpp	Vcc	$O_0 \sim O_7$		
MODE	(20)	(22)	(1)	(28)	$(11 \sim 13, 15 \sim 19)$	POWER	
Read	L L 5V Data Out						
Output Deselect	*	н	5V	5V	High Impedance	Active	
Standby	н	*	1	5V High Impedance		Standby	
Program	L	н			Data In		
Program Inhibit	н	н	12.5V	6V	High Impedance	Active	
Program Verify	*	L			Data Out		

level signal to the CE input. Advanced CMOS technnology reduces the maximum active current to 30 mA/6.7MHz and standby current to  $100\mu$ A

For program operation, the programming is achieved by using the high speed programming mode.

TC57256AD is fabricated with the CMOS technology and the N-channel silicon double laver gate MOS technology.

- Single 5V power supply
- Full static operation
- High speed programming mode
- Inputs and outputs TTL compatible
- Pin compatible with ROM TC53257P and TMM23256P EPROM i27256
- Standard 28 pin DIP cerdip Package

# **BLOCK DIAGRAM**





32,768 WORD  $\times$  8 BIT CMOS UV ERASABLE AND ELECTRICALLY PROGRAMMABLE READ ONLY MEMORY

# DESCRIPTION

The TC57256AD is a 32,768 word  $\times$  8 bit CMOS ultraviolet light erasable and electrically programmable read only memory. For read operation, the TC57256AD's access time is 150ns, and the TC57256AD operates from a single 5-volt power supply and has low power standby mode which reduces the power dissipation without increasing access time. The standby mode is achieved by applying a TTL-high level signal to the CE input. Advanced CMOS technology reduces the maximum active current to 30mA/6.7MHz and standby current to 100 $\mu$ A. For program operation, the programming is achieved by using the high speed programming mode. For program operation, the programming is achieved by using high speed programming mode. TC57256AD is fabricated with the CMOS technology and the N-channel silicon double layer gate MOS technology.

# FEATURES

- Peripheral circuit: CMOS Memory cell : N-MOS
- Low power dissipation Active : 30mA/6.7MHz Standby: 100µA
- Fast access time; TC57256AD-15 150ns TC57256AD-20 200ns

- Single 5V power supply
- Full static operation
- · High speed programming mode
- · Inputs and outputs TTL compatible
- Pin compatible with ROM TC53257P, TMM23256P, TMM27256AD and TC57256D
- Standard 28 pin DIP cerdip package

## BLOCK DIAGRAM



# PIN CONNECTION (TOP VIEW)

4					
VPPC	1	U	28	þ	vcc
A12	2		27	Þ	A14
A7 🗖	3		26	Þ	A13
A6 🗖	4		25	Þ	A8
A5C	5		24	Þ	A9
A4 🗖	6		23	Þ	A11
A3 🗖	7		22	þ	OE
A2 🗖	8		21	Þ	A10
A1 🗖	9		20	Þ	ĊĒ
AO	10		19	Þ	07
이며	11		18	Þ	06
01 <b>प</b>	12		17	Þ	05
	13		16	Þ	04
GND	14		15		03

# PIN NAMES

#### MODE SELECTION

	Address Inputs	PIN	ĈĒ	ŌĒ	VPP	VCC	00 ~ 07	-
00 ∿ 07	Outputs (Inputs)	MODE	(20)	(22)	(1)	(28)	$(11 \sim 13, 15 \sim 19)$	POWER
ĈĒ	Chip Enable Input	Read	L	L			Data Out	
ÔĒ	Output Enable Input	Output Deselect	*	Н	5V	5V	High Impedance	Active
Vpp	Program Supply	Standby	H	*			High Impedance	Standby
		Program	L	H			Data In	
Vcc	Power Supply Voltage	Program Inhibit	H	H	12.5V	6V	High Impedance	Active
	(+5V)	Program Verify	*	L			Data Out	
GND	Ground	* H or L						J

TOSHIBA

# MAXIMUM RATINGS

SYMBOL	ITEM	RATING	UNIT
V <sub>CC</sub>	Power Supply Voltage	-0.6~7.0	v
V <sub>PP</sub>	Program Supply Voltage	-0.6 ~ 14.0	v
VIN	Input Voltage	-0.6 ~ 7.0	v
VI/0	Input/Output Voltage	-0.6 ~ V <sub>CC</sub> +0.5	v
PD	Power Dissipation	1.5	W
TSOLDER	Soldering Temperature Time	260 · 10	°C•sec
T <sub>STRG</sub>	Storage Temperature	<b>-65</b> ∿ 125	°C
TOPR	Operating Temperature	-40 ~ 85	°C

# **READ OPERATION**

# D.C. RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
VIH	Input High Voltage	2.2	_	V <sub>CC</sub> +0.3	
VIL	Input Low Voltage	-0.3	_	0.8 ·	
VCC	V <sub>CC</sub> Power Supply Voltage	4.75	5.00	5.25	v
Vpp	Vpp Power Supply Voltage	V <sub>CC</sub> -0.6	vcc	V <sub>CC</sub> +0.6	

# D.C. and OPERATING CHARACTERISTICS (Ta=-40 $\sim$ 85°C, $v_{CC}{=}5V\pm$ 5%)

SYMBOL	PARAMETER	TEST CON	DITION	MIN.	TYP.	MAX.	UNIT
ILI	Input Current	$v_{IN}=0v \sim v_{CC}$		-	-	±10	μ <b>A</b>
ICC01		CE=OV f=6.7MHz		-	-	30	
I <sub>CCO2</sub>	Operating Current	I <sub>OUT</sub> =OmA	f=1MHz	-	-	10	mA
<sup>I</sup> CCS1	Standby Current	$\overline{CE} = V_{IH}$ $\overline{CE} = V_{CC} - 0.2V$		_	-	1	mA
I <sub>CCS2</sub>	Standby Current.			-	-	100	μ <b>A</b>
v <sub>он</sub>	Output High Voltage	I <sub>OH</sub> =-400µA		2.4	-	-	v
VOL	Output Low Voltage	I <sub>OL</sub> =2.1mA		-	-	0.4	v
IPP1	V <sub>CC</sub> Current	$v_{PP} = v_{CC} \pm 0.6v$		-	-	±10	μA
ILO	Output Leakage Current	V <sub>OUT</sub> =0.4V	′∼ v <sub>cc</sub>		-	±10	μ <b>A</b>

INTEGRATED CIRCUIT

A.C. CHARACTERISTICS (Ta=--40  $\sim$  85°C, V<sub>CC</sub>=5V±5%, V<sub>PP</sub>=V<sub>CC</sub>±0.6V)

SYMBOL	SYMBOL PARAMETER TH	PARAMETER TEST CONDITION	TC57256AD15		TC57256AD-20		
		TEST CONDITION	MIN.	MAX.	MIN.	MAX.	UNIT
t <sub>ACC</sub>	Address Access Time	CE=OE=VIL	-	150	-	200	
t <sub>CE</sub>	CE to Output Valid	ŌĒ=VIL	-	150		200	
t <sub>OE</sub>	OE to Output Valid	CE=VIL	-	70	-	70	
<sup>t</sup> DF1	CE to Output in High-Z	<del>DE</del> =V <sub>IL</sub>	0	60	0	60	ns
t <sub>DF2</sub>	OE to Output in High-Z	CE=VIL	0	60	0	60	
t <sub>OH</sub>	Output Data Hold Time	CE=OE=VIL	0	-	0		

A.C. TEST CONDITIONS

• Input Pulse Levels

• Output Load

**DSHIR** 

: 1 TTL Gate and  $C_L$ =100pF

- Input Pulse Rise and Fall Times : 10ns Max.
  - : 0.45V ∿ 2.4V
- Timing Measurement Reference Level: Inputs 0.8V and 2.2V, Outputs 0.8V and 2.0V

# CAPACITANCE \*(Ta=25°C, f=1MHz)

SYMBOL	PARAMETER	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
C <sub>IN</sub>	Input Capacitance	V <sub>IN</sub> =0V	-	4	6	
C <sub>OUT</sub>	Output Capacitance	V <sub>OUT</sub> =0V	-	8	12	pF

\* This parameter is periodically sampled and is not 100% tested.

TIMING WAVEFORMS (READ)



PROGRAM OPERATION

# D.C. RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
VIH	Input High Voltage	2.2	_	V <sub>CC</sub> +1.0	
VIL	Input Low Voltage	-0.3	-	0.8	4
VCC	VCC Power Supply Voltage	5.75	6.0	6.25	v
VPP	Vpp Power Supply Voltage	12.0	12.5	13.0	1

# D.C. and OPERATING CHARACTERISTICS (Ta= $25 \pm 5^{\circ}$ C, V<sub>CC</sub>= $6V \pm 0.25V$ , V<sub>PP</sub>= $12.5V \pm 0.5V$ )

010 (0.07							
SYMBOL	PARAMETER	TESTCONDITION	MIN.	TYP.	MAX.	UNIT	
ILI	Input Current	$v_{IN}$ =0 $\sim v_{CC}$	-		±10	μA	
VOH	Output High Voltage	I <sub>OH</sub> =-400μA	2.4	-		V	
VOL	Output Low Voltage	I <sub>OL</sub> =2.1mA	-		0.4	v	
ICC	VCC Supply Current	_	-		40	mA	
IPP2	Vpp Supply Current	V <sub>PP</sub> =13.0V	-		50	mA	
VID	A9 Auto Select Voltage	-	11.5	12.0	12.5	v	

# A.C. PROGRAMMING CHARACTERISTICS (Ta= $25 \pm 5^{\circ}$ C, V<sub>CC</sub>= $6V \pm 0.25V$ , V<sub>PP</sub>= $12.5V \pm 0.5V$ )

SYMBOL	PARAMETER	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
tAS	Address Setup Time	-	2		†	μs
t <sub>AH</sub>	Address Hold Time	_	2		-	μs
t CES	CE Setup Time	-	С		-	ns
<sup>t</sup> CEH	CE Hold Time	-	0		-	ns
tOES	OE Setup Time	-	2		-	μs
t <sub>DS</sub> ,	Data Setup Time	-	2		_	μs
t <sub>DH</sub>	Data Hold Time	-	2		-	μs
tVPS	Vpp Setup Time	-	2		-	μs
tVCS	V <sub>CC</sub> Setup Time	-	2			μs
t PW	Initial Program Pulse Width	$\overline{CE} = V_{IL}, \ \overline{OE} = V_{IH}$	0.95	1.	1.05	ms
topw	Overprogram Pulse Width	Note 1	2.85	3	78.75	ms
tOE	OE to Output Valid	CE=VIH			150	ns
tDFP	OE to Output in High-Z	CE=VIH			130	ns

# A.C. TEST CONDITIONS

- Output Load
- : 1 TTL Gate and C<sub>L</sub> (100pF)
- Input Pulse Rise and Fall Times
  Input Pulse Levels
  - nes : 10ns Max. : 0.45V \circ 2.4V
- Timing Measurement Reference Level : Input 0.8V and 2.2V, Output 0.8V and 2.0V

Note 1: The length of the overprogram pulse may vary as a function of the counter value X.

INTEGRATED CIRCUIT

OSHIB/

TECHNICAL DATA

TIMING WAVEFORMS (PROGRAM)  $(V_{CC}=6V\pm0.25V, V_{PP}=12.5V\pm0.5V)$ 



- Note 1.  $V_{CC}$  must be applied simultaneously or before  $V_{PP}$  and cut off simultaneously cr after Vpp.
  - 2. Removing the device from socket and setting the device in socket with Vpp=12.5V may cause permanent damage to the device.
  - 3. The Vpp supply voltage is permitted up to 14V for program operation. So the voltage over 14V should not be applied to the Vpp terminal. When the switching pulse voltage is applied to the Vpp terminal, the overshoot voltage of its pulse should not be exceeded 14V.

## TECHNICAL DATA

## ERASURE CHARACTERISTICS

The TC57256AD's erasure is achieved by applying shortwave ultraviolet light which has a wavelength of 2537Å (Angstroms) to the chip through the transparent window. Then intergrated does (ultraviolet light intensity  $[w/cm^2] \times exposure time [sec.]$ ) for erasure should be a minimum of 15  $[w \cdot sec/cm^2]$ . When the Toshiba sterilizing lamp GL-15 is used and the device is exposed at a distance of lcm from the lamp surface, the erasure will be achieved within 60 minutes. And using commercial lamps whose ultraviolet light intensity is a 12000  $[\mu w/cm^2]$  will reduce the exposure time to about 20 minutes. (In this case, the integrated does is 12000  $[\mu w/cm^2] \times (20 \times 60)$  [sec]  $\cong$  15  $[w \cdot sec/cm^2]$ .) The TC57256AD's erasure begins to occur when exposed to light with wavelength shorter than 4000A. The sunlight and the flourescent lamps will include  $3000 \sim 4000$ Å wavelength components. Therefore when used under such lighting for extended periods of time, the opaque seals-Toshiba EPROM Protect Seal AC901-are available.

# OPERATION INFORMATION

The TC57256AD's six operation modes are listed in the following table. Mode selection can be achieved by applying TTL level signal to all inputs.

MODE	PIN NAMES (NUMBER)	CE (20)	<u>0</u> (22)	V <sub>PP</sub> (1)	V <sub>CC</sub> (28)	$\begin{array}{c} 00 \ & 07 \\ (11 \ & 13, \ 15 \ & 19) \end{array}$	POWER	
Read Operation	Read	L	L			Data Out	Active	
$(Ta=-40 \sim 85^{\circ}C)$	Output Deselect	*	Н	5V	57	High Impedance		
	Standby	H	*			High Impedance	Standby	
Drawn Outersti	Program	L	Н			Data In	Active	
Program Operation (Ta=25 ± 5°C)	Program Inhibit	Н	Н	12.5V	6V	High Impedance		
	Program Verify	*	L			Data Out		

Note: H; V<sub>IH</sub>, L; V<sub>IL</sub>, \*; V<sub>IH</sub> or V<sub>IL</sub>

#### READ MODE

The TC57256AD has two control functions. The chip enable ( $\overline{CE}$ ) controls the operation power and should be used for device selection.

The output enable  $(\overline{OE})$  control the output buffers, independent of device selection. Assuming that  $\overline{CE}=\overline{OE}=V_{\mathrm{IL}}$ , the output data is valid at the outputs after address access time from stabilizing of all addresses.

The  $\overline{CE}$  to output valid ( $t_{CE}$ ) is equal to the address access time ( $t_{ACC}$ ). Assuming that  $\overline{CE}=V_{IL}$  and all addresses are valid, the output data is valid at the outputs after  $t_{OE}$  from the falling edge of  $\overline{OE}$ .

## OUTPUT DESELECT MODE

Assuming that  $\overline{\text{CE}}=\text{V}_{\mathrm{IH}}$  or  $\overline{\text{OE}}=\text{V}_{\mathrm{IH}}$ , the outputs will be in a high impedance state. So two or more TC57256AD's can be connected together on a common bus line. When  $\overline{\text{CE}}$  is decoded for device selection, all deselected devices are in low power standby mode.

# STANDBY MODE

The TC57256AD has a low power standby mode controlled by the  $\overline{CE}$  signal. By applying a high level to the  $\overline{CE}$  input, the TC57256AD is placed in the standby mode which reduce the operating current to 100µA by applying MOS-high level (V<sub>CC</sub>) and then the outputs are in a high impedance state, independent of the  $\overline{OE}$  inputs.

#### PROGRAM MODE

Initially, when received by customers, all bits of the TC57256AD are in the "1" state which is erased state. Therefore the program operation is to introduce "0's" data into the desired bit locations by electrically programming. The TC57256AD is in the programming mode when the Vpp input is at 12.5V and  $\overline{CE}$  is at TTL-Low under  $\overline{OE}=V_{\mathrm{IH}}$ . The TC57256AD can be programmed any location at any time either individually, sequentially, or at random.

#### PROGRAM VERIFY MODE

The verify mode is to check that desired data is correctly programmed on the programmed bits. The verify is accomplished with  $\overline{\text{OE}}$  at  $V_{TT}$ .

#### PROGRAM INHIBIT MODE

Under the condition that the program voltage (+12.5V) is applied to Vpp terminal, a high level  $\overline{\text{CE}}$  input inhibits the TC57256AD from being programmed. Programming of two or more TC57256AD's in parallel with different data is easily accomplished. That is, all inputs except for  $\overline{\text{CE}}$  and  $\overline{\text{OE}}$  may be commonly connected, and a TTL low level program pulse is applied to the  $\overline{\text{CE}}$  of the desired device only and TTL high level signal is applied to the other devices.

#### HIGH SPEED PROGRAMMING MODE

The program time can be greatly decreased by using this high speed programming mode. The device is set up in the high speed programming mode when the programming voltage (+12.5V) is applied to the Vpp terminal with  $V_{CC}=6V$ .

The programming is achieved by applying a single TTL low level lms pulse to the  $\overline{\text{CE}}$  input after addresses and data are stable. Then the programmed data is verified by using Program Verify Mode.

If the programmed data is not correct, another program pulse of lms is applied and then the programmed data is verified. This should be repeated until the program operates correctly (max. 25 times)

After correctly programming the selected address, the additional program pulse with width of 3 times more than that needed for initial programming is applied. When programming has been completed, the data in all addresses should be verified with VCC=Vpp=5V.

TOSHIBA INTEGRATED CIRCUIT

TECHNICAL DATA

HIGH SPEED PROGRAM MODE FLOW CHART



TC57256AD-15,TC57256AD-20

# TECHNICAL DATA

# ELECTRIC SIGNATURE MODE

Electirc signature mode allows to read out a code from TC57256AD which identifies its manufacturer and device type.

The programming equipment may reads out manufacturer code and device code from TC57256AD by using this mode before program operation and automatically set program voltage ( $V_{\rm PP}$ ) and algorithm.

Electric Signature mode is set up when 12V is applied to address line A9 and the rest of address lines is set to VIL in read operation. Data output in this conditions is manufacturer code. Device code is identified when address A0 is set to  $V_{\rm IH}$ . These two codes possess an odd parity with the parity bit of MSB (07). The following table shows electirc signature of TC57256AD.

PINS SIGNATURE	A0 (10)	07 (19)	06 (18)	05 (17)	04 (16)	03 (15)	02 (13)	01 (12)	00 (11)	HEX. DATA
Manufacture Code	$\mathtt{v}_{\mathtt{IL}}$	1	0	0	1	1	C	0	0	98
Device Code	VIH	1	1	0	0	0	1	0	0	C4

Notes: A9=12V±0.5V

Al  $\sim$  A8, AlO  $\sim$  Al4,  $\overline{CE}$ ,  $\overline{OE}=V_{TL}$ 

OUTLINE DRAWINGS

Unit in mm



Note 1

- Note 1. Each lead pitch is 2.54mm. All leads are located within 0.25mm of their true longitudinal position with respect No.1 and No.28.
  - 2. This value is measured at the end of leads.
  - 3. All dimensions are in millimeters.