# TOSHIBA

#### TOSHIBA MOS DIGITAL INTEGRATED CIRCUIT SILICON GATE CMOS

### 524,288 WORDS × 8 BIT STATIC RAM

Standby current of 100 μA (maximum)
Single power supply voltage of 5 V±10 %

Data retention supply voltage of 2.0 to 5.5 V
Direct TTL compatibility for all inputs and

### DESCRIPTION

The TC554001FL/FTL is a 4,194,304-bit static random access memory (SRAM) organized as 524,288 words by 8 bits. Fabricated using Toshiba's CMOS Silicon gate process technology, this device operates from a single  $5V \pm 10\%$  power supply. Advanced circuit technology provides both high speed and low power at an operating current of 10mA/MHz(typ) and minimum cycle time of 70 ns. It is automatically placed in low-power mode at 100  $\mu$ A standby current (max) when chip enable (CE) is asserted high. There are two control inputs. CE is used to select the device and for data retention control, and output enable (OE) provides fast memory access. This device is well suited to various microprocessor system applications where high speed, low power and battery backup are required.The TC554001FL/FTL is available in a standard plastic 32-pin small-outline package(SOP) and 32-pin thin-small-outline package(TSOP).

### **FEATURES**

outputs

• Low-power dissipation Operating: 55 mW/MHz (typical) • Access Time (maximum)

$\backslash$	TC554001FL/FTL						
	-70	-85	-10				
Access Time	70 ns	85 ns	100 ns				
CE Access Time	70 ns	85 ns	100 ns				
OE Access Time	35 ns	45 ns	50 ns				

• Package:

SOP32-P-525-1.27 (FL) (Weight: 1.14 g typ) TSOP II 32-P-400-1.27 (FTL) (Weight: 0.51 g typ)



961001EBA1

TOSHIBA is continually working to improve the quality and the reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to observe standards of safety, and to avoid situations in which a malfunction or failure of a TOSHIBA product could cause loss of human life, bodily injury or damage to property. In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent products specifications. Also, please keep in mind the precautions and conditions set forth in the TOSHIBA Semiconductor Reliability Handbook.
 The products described in this document are subject to foreign exchange and foreign trade control laws.

The products described in this document are subject to foreign exchange and foreign trade control laws.
 The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA CORPORATION for any infringements of intellectual property or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any intellectual property or other rights of TOSHIBA CORPORATION or others.
 The information contained herein is subject to change without notice.

### 1997-06-12 1/9

## PIN ASSIGNMENT (TOP VIEW)

• Power down features using  $\overline{CE}$ 

0 <u>32 PIN</u>	FL/FTL	
A18 🗌 1	32	$v_{DD}$
A16 🗖 2	31 🗖	A15
A14 🗖 3	30 🗖	A17
A12 🗖 4	29 🗖	R/W
A7 🗌 5	28 🛛	A13
A6 🗖 6	27口	A8
A5 🗖 7	26 🛛	A9
A4 🗌 8	25 🛛	A11
A3 🗖 9	24 🛛	OE
A2 🗖 10	23 🛛	A10
A1 🗌 11	22 🛛	CE
A0 🗌 12	21 🛛	I/08
I/O1 🗖 13	20 🛛	I/07
I/O2 🗖 14	19 🛛	I/O6
I/O3 🗖 15	18 🗌	I/O5
GND 🗌 16	17	I/O4

### PIN NAMES

A0 to A18	Address Inputs
R/W	Read/Write Control
OE	Output Enable
CE	Chip Enable
1/01 to 1/08	Data Input/Output
V <sub>DD</sub>	Power (+ 5 V)
GND	Ground

## **OPERATION MODE**

OPERATION MODE	CE	ŌĒ	R/W	I/O1 to I/O8	POWER
Read	L	L	н	D <sub>OUT</sub>	I <sub>DDO</sub>
Write	L	×	L	D <sub>IN</sub>	I <sub>DDO</sub>
Output Disabled	L	н	н	High-Z	I <sub>DDO</sub>
Standby	Н	×	×	High-Z	I <sub>DDS</sub>

Note:  $\times =$  don't care. H=logic high. L=logic low.

## ABSOLUTE MAXIMUM RATINGS

SYMBOL	RATING	VALUE	UNIT
V <sub>DD</sub>	Power Supply Voltage	– 0.3 to 7.0	V
V <sub>IN</sub>	Input Voltage	– 0.3* to 7.0	V
V <sub>I/O</sub>	Input and Output Voltage	– 0.5 to V <sub>DD</sub> + 0.5	V
PD	Power Dissipation	0.6	w
Tsolder	Soldering Temperature (10 s)	260	°C
Tstrg.	Storage Temperature	– 55 to 150	°C
Topr.	Operating Temperature	0 to 70	°C

\* -3.0 V when measured at a pulse width of 50 ns

## <u>DC RECOMMENDED OPERATING CONDITIONS</u> (Ta = $0^{\circ}$ to $70^{\circ}$ C)

SYMBOL	PARAMETER	MIN	TYP	МАХ	UNIT
V <sub>DD</sub>	Power Supply Voltage	4.5	5.0	5.5	V
V <sub>IH</sub>	Input High Voltage	2.2	-	V <sub>DD</sub> + 0.3	V
V <sub>IL</sub>	Input Low Voltage	- 0.3*	-	0.8	V
V <sub>DH</sub>	Data Retention Supply Voltage	2.0	-	5.5	V

\* -3.0 V when measured at a pulse width of 50 ns

# <u>DC CHARACTERISTICS</u> (Ta = $0^{\circ}$ to $70^{\circ}$ C, V<sub>DD</sub> = 5 V ± 10%)

SYMBOL	PARAMETER	TEST CONDITION			MIN	ТҮР	МАХ	UNIT
۱ <sub>۱L</sub>	Input Leakage Current	$V_{IN} = 0 V$ to $V_{DD}$			-	-	± 1.0	μA
I <sub>OH</sub>	Output High Current	V <sub>OH</sub> = 2.4 V			- 1.0	_	_	mA
I <sub>OL</sub>	Output Low Current	V <sub>OL</sub> = 0.4 V	V <sub>OL</sub> = 0.4 V			-	-	mA
I <sub>LO</sub>	Output Leakage Current	$\overline{CE} = V_{IH} \text{ or } R/W = V_{IL} \text{ or } \overline{OE} = V_{IH}$ $V_{OUT} = 0 V \text{ to } V_{DD}$			-	-	± 1.0	μA
		$\overline{CE} = V_{IL}$ and R/W = $V_{IH}$ $I_{OUT} = 0 \text{ mA}$	Tavala	min	-	Ι	80	mA
I <sub>DDO1</sub>		Other Inputs = $V_{IH}/V_{IL}$	Tcycle	1 μs	-	15	-	mA
	Operating Current	$\overline{CE} = 0.2 \text{ V}$ and $\text{R/W} = \text{V}_{\text{DD}} - 0.2 \text{ V}$	Tavala	min	_	_	70	
DDO2		I <sub>OUT</sub> = 0 mA Other Inputs = V <sub>DD</sub> -0.2 V/0.2 V	Tcycle	1 μ <b>s</b>	-	10	-	mA
I <sub>DDS1</sub>		<del>CE</del> = V <sub>IH</sub>			-	_	3	mA
I <sub>DDS2</sub>	Standby Current	$\overline{CE} = V_{DD} - 0.2 V$ V <sub>DD</sub> = 2.0 to 5.5 V, Ta = 0° to 70°	с		-	_	100	μA

## <u>CAPACITANCE</u> (Ta = 25°C, f = 1 MHz)

SYMBOL	PARAMETER	TEST CONDITION	MAX	UNIT
C <sub>IN</sub>	Input Capacitance	V <sub>IN</sub> = GND	10	pF
с <sub>оит</sub>	Output Capacitance	V <sub>OUT</sub> = GND	10	pF

Note: This parameter is periodically sampled and is not 100% tested.

## <u>AC CHARACTERISTICS AND OPERATING CONDITIONS</u> (Ta = $0^{\circ}$ to $70^{\circ}$ C, $V_{DD}$ = 5 V ± 10%)

### READ CYCLE

		TC554001FL/FTL						
SYMBOL	PARAMETER	-7	70	-8	35	-1	0	UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
t <sub>RC</sub>	Read Cycle Time	70	-	85	-	100	-	
t <sub>ACC</sub>	Address Access Time	-	70	-	85	-	100	]
t <sub>CO</sub>	Chip Enable Access Time	-	70	-	85	-	100	1
t <sub>OE</sub>	Output Enable Access Time	-	35	-	45	-	50	1
t <sub>COE</sub>	Chip Enable Low to Output Active	10	-	10	-	10	-	ns
t <sub>OEE</sub>	Output Enable Low to Output Active	5	-	5	-	5	-	1
t <sub>OD</sub>	Chip Enable High to Output High-Z	-	25	-	30	-	35	1
t <sub>ODO</sub>	Output Enable High to Output High-Z	-	25	-	30	-	35	1
t <sub>OH</sub>	Output Data Hold Time	10	-	10	_	10	_	1

#### WRITE CYCLE

		TC554001FL/FTL						
SYMBOL	PARAMETER	-7	70	-8	35	-1	0	UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
t <sub>WC</sub>	Write Cycle Time	70	-	85	-	100	-	
t <sub>WP</sub>	Write Pulse Width	50	-	55	-	60	-	
t <sub>CW</sub>	Chip Enable to End of Write	60	-	70	-	80	-	
t <sub>AS</sub>	Address Setup Time	0	-	0	-	0	-	1
t <sub>WR</sub>	Write Recovery Time	0	-	0	-	0	-	ns
t <sub>ODW</sub>	R/W Low to Output High-Z	-	25	-	30	-	35	
t <sub>OEW</sub>	R/W Hige to Output Active	5	-	5	-	5	-	
t <sub>DS</sub>	Data Setup Time	30	-	35	-	40	-	
t <sub>DH</sub>	Data Hold Time	0	-	0	-	0	-	

### AC TEST CONDITIONS

 $\begin{array}{c} Output \ Load: 30 \ pF + one \ TTL \ gate \ (-70) \\ 100 \ pF + one \ TTL \ gate \ (-85, \ -10) \\ Input \ Pulse \ Level: 0.6 \ V, \ 2.4 \ V \\ Timing \ Measurements: 1.5 \ V \\ Reference \ Level: 1.5 \ V \\ t_r, \ t_F: 5 \ ns \end{array}$ 

## TIMING WAVEFORMS



## WRITE CYCLE 1 (R/W CONTROLLED) (See Note 4)





WRITE CYCLE 2 (CE CONTROLLED) (See Note 4)

- (1) R/W remains High for Read Cycle.
- (2) If  $\overline{CE}$  goes coincident with or after R/W goes LOW, the output will remain at high impedance.
- (3) If  $\overline{CE}$  goes HIGH coincident with or before R/W goes HIGH, the output will remain at high impedance.
- (4) IF  $\overline{CE}$  is HIGH during the write cycle, the outputs will remain at high impedance.
- (5) Because I/O signals may be in the output state at this time, input signals of reverse polarity must not be applied.

# <u>DATA RETENTION CHARACTERISTICS</u> (Ta = $0^{\circ}$ to $70^{\circ}$ C)

SYMBOL	PARAMETER		MIN	ТҮР	MAX	UNIT
V <sub>DH</sub>	Data Retention Supply Voltage		2.0	_	5.5	v
lanca	Standby Concert	V <sub>DH</sub> = 3.0 V	_	_	50	μΑ
IDDS2	Standby Current	V <sub>DH</sub> = 5.5 V	-	_	5.5	
t <sub>CDR</sub>	Chip Deselect to Data Retention Mode Time		0	_	_	nS
t <sub>R</sub>	Recovery Time		5	_	_	mS

## **<u>CE</u>** Controlled Data Retention Mode



Note: When  $\overline{\text{CE}}$  is operating at the V<sub>IH</sub> level (2.2V), the standby current is given by I<sub>DDS1</sub> during the transition of V<sub>DD</sub> from 4.5 to 2.4V.

# TOSHIBA

# PACKAGE DIMENSIONS (SOP32-P-525-1.27)

Unit in mm



Weight: 1.14 g (typ)

# TOSHIBA

## PACKAGE DIMENSIONS (TSOPII 32-P-400-1.27)

Unit in mm



Weight: 0.51 g (typ)