

STS7P4LLF6

P-channel 40 V, 0.0175 Ω typ.,7 A, STripFET™ F6 Power MOSFET in an SO-8 package

Datasheet - production data



Figure 1: Internal schematic diagram



Features

Order code	V _{DS}	R _{DS(on)} max.	ID
STS7P4LLF6	40 V	0.0205 Ω	7 A

- Very low on-resistance
- Very low gate charge
- High avalanche ruggedness
- Low gate drive power loss

Applications

Switching applications

Description

This device is a P-channel Power MOSFET developed using the STripFETTM F6 technology, with a new trench gate structure. The resulting Power MOSFET exhibits very low $R_{DS(on)}$ in all packages.

Table 1: Device summary

Order code	Marking	Package	Packaging
STS7P4LLF6	7K4L	SO-8	Tape and reel

DocID025619 Rev 2

This is information on a product in full production.

For the P-channel Power MOSFET, current polarity of voltages and current have to be reversed.

Contents

Contents

1	Electric	al ratings	3
2	Electric	cal characteristics	4
	2.1	Electrical characteristics (curves)	6
3	Test cir	rcuits	8
4	Packag	e information	9
	4.1	SO-8 package information	9
	4.2	Packing information	11
5	Revisio	on history	12



1 Electrical ratings

 Table 2: Absolute maximum ratings

Symbol	Parameter	Value	Unit
V _{DS}	Drain-source voltage	40	V
V _{GS}	Gate-source voltage	± 20	V
ID	Drain current (continuous) at T _{amb} = 25 °C	7	А
ID	Drain current (continuous) at T _{amb} = 100 °C	4.2	А
I _{DM} ⁽¹⁾	Drain current (pulsed)	28	А
P _{TOT}	Total dissipation at $T_{amb} = 25 \text{ °C}$	2.7	W
T _{stg}	Storage temperature	-55 to 150	°C
Tj	Maximum junction temperature	150	°C

Notes:

 $^{(1)}\mbox{Pulse}$ width limited by safe operating area.

Table 3: Thermal data				
Symbol Parameter Value Unit				
R _{thj-amb} ⁽¹⁾	Thermal resistance junction-amb	47	°C/W	

Notes:

 $^{(1)}\!When$ mounted on 1 inch² FR-4 board, 2 oz. Cu., t \leq 10 s



For the P-channel Power MOSFET, current polarity of voltages and current have to be reversed.



2 Electrical characteristics

Table 4: Static						
Symbol	Parameter	Test conditions	Min	Тур.	Max.	Unit
V _{(BR)DSS}	Drain-source breakdown voltage	V_{GS} = 0 V, I _D = 250 µA	40			V
I _{DSS} Zero gate voltage Drain current		$V_{GS} = 0 V, V_{DS} = 40 V$			1	μΑ
		$V_{GS} = 0 V, V_{DS} = 40 V, T_{C} = 125 °C$			10	μA
I _{GSS}	Gate-body leakage current	$V_{DS} = 0 V, V_{GS} = \pm 20 V$			±100	nA
V _{GS(th)}	Gate threshold voltage	$V_{DS} = V_{GS}, I_D = 250 \ \mu A$	1			V
P	Static drain-source on-	V_{GS} = 10 V, I_{D} = 3.5 A		0.0175	0.0205	0
R _{DS(on)}	resistance	V_{GS} = 4.5 V, I _D = 3.5 A		0.0205	0.029	12

Table 5: Dynamic

	Table 0. Dynamic					
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
C _{iss}	Input capacitance		-	2850	-	pF
Coss	Output capacitance	$V_{DS} = 25 V, f = 1 MHz,$	-	270	-	pF
Crss	Reverse transfer capacitance	$V_{GS} = 0 V$	-	180	-	pF
Q_g	Total gate charge	$V_{DD} = 20 V, I_D = 7 A,$	-	22	-	nC
Q_gs	Gate-source charge	V_{GS} = 4.5 V (see Figure 14: "Gate charge test	-	9.4	-	nC
Q_gd	Gate-drain charge	circuit")	-	7.3	-	nC
R _G	Gate input resistance	$I_D = 0$ A, gate DC bias = 0 V, f = 1 MHz, magnitude of alternative signal = 20 mV	-	1.4	-	Ω

Table 6: Switching times

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t _{d(on)}	Turn-on delay time	$V_{DD} = 20 \text{ V}, \text{ I}_{D} = 3.5 \text{ A}$	-	43	-	ns
tr	Rise time	$R_{G} = 4.7 \Omega, V_{GS} = 10 V$	-	47	-	ns
t _{d(off)}	Turn-off-delay time	(see Figure 13: "Switching times test	-	148	-	ns
t _f	Fall time	circuit for resistive load")	-	19	-	ns



For the P-channel Power MOSFET, current polarity of voltages and current have to be reversed.



Electrical characteristics

_	Table 7: Source drain diode							
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit		
V _{SD} ⁽¹⁾	Forward on voltage	$V_{GS} = 0 \text{ V}, \text{ I}_{SD} = 3.5 \text{ A}$	-		1.1	V		
t _{rr}	Reverse recovery time		-	26		ns		
Qrr	Reverse recovery charge	I_{SD} = 3.5 A, di/dt = 100 A/µs, V _{DD} = 32 V, T _j = 150 °C (see Figure 15: "Test circuit for inductive load switching and diode recovery	-	21		nC		
I _{RRM}	Reverse recovery current	times")	-	1.7		А		

Notes:

 $^{(1)}$ Pulse test: pulse duration = 300 µs, duty cycle 1.5%



For the P-channel Power MOSFET, current polarity of voltages and current have to be reversed.















57

3 Test circuits







4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK[®] packages, depending on their level of environmental compliance. ECOPACK[®] specifications, grade definitions and product status are available at: *www.st.com*. ECOPACK[®] is an ST trademark.

4.1 SO-8 package information



Figure 16: SO-8 package outline



Package information

Table 8: SO-8 mechanical data					
Dim	mm				
Dim.	Min.	Тур.	Max.		
A			1.75		
A1	0.10		0.25		
A2	1.25				
b	0.31		0.51		
b1	0.28		0.48		
С	0.10		0.25		
c1	0.10		0.23		
D	4.80	4.90	5.00		
E	5.80	6.00	6.20		
E1	3.80	3.90	4.00		
e		1.27			
h	0.25		0.50		
L	0.40		1.27		
L1		1.04			
L2		0.25			
k	0°		8°		
ссс			0.10		

Figure 17: SO-8 recommended footprint





4.2 Packing information

Figure 18: SO-8 tape and reel dimensions



Table 9: SO-8 tape and reel mechanical data

Dim			
Dim.	Min.	Тур.	Max.
А			330
С	12.8		13.2
D	20.2		
Ν	60		
Т			22.4
Ao	8.1	-	8.5
Во	5.5		5.9
Ко	2.1		2.3
Po	3.9		4.1
Р	7.9		8.1



5 Revision history

Table 10: Document revision history

Date	Revision	Changes
10-Dec-2013	1	First revision.
10-Mar-2015	2	Text edits throughout document On cover page, updated title, description and features table Updated and renamed Table 4: Static Updated Table 5: Dynamic Updated Table 6: Switching times Updated Table 7: Source-drain diode Added Section 2.1: Electrical characteristics (curves) Minor text changes



STS7P4LLF6

IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2015 STMicroelectronics - All rights reserved

