



## N-channel 100 V, 0.007 Ω typ., 70 A STripFET™ F7 Power MOSFET in a PowerFLAT™ 5x6 package

Datasheet - production data



**Figure 1: Internal schematic diagram**



### Features

Order code	V <sub>DS</sub>	R <sub>DS(on)</sub> max.	I <sub>D</sub>	P <sub>TOT</sub>
STL90N10F7	100 V	0.008 Ω	70 A	100 W

- Among the lowest R<sub>DS(on)</sub> on the market
- Excellent figure of merit (FoM)
- Low C<sub>rss</sub>/C<sub>iss</sub> ratio for EMI immunity
- High avalanche ruggedness

### Applications

- Switching applications

### Description

This N-channel Power MOSFET utilizes STripFET™ F7 technology with an enhanced trench gate structure that results in very low on-state resistance, while also reducing internal capacitance and gate charge for faster and more efficient switching.

**Table 1: Device summary**

Order code	Marking	Package	Packing
STL90N10F7	90N10F7	PowerFLAT™ 5x6	Tape and reel

## Contents

<b>1</b>	<b>Electrical ratings .....</b>	<b>3</b>
<b>2</b>	<b>Electrical characteristics .....</b>	<b>4</b>
2.1	Electrical characteristics (curves).....	6
<b>3</b>	<b>Test circuits .....</b>	<b>8</b>
<b>4</b>	<b>Package information .....</b>	<b>9</b>
4.1	PowerFLAT™ 5x6 type R package information .....	9
4.2	PowerFLAT™ 5x6 packing information.....	11
<b>5</b>	<b>Revision history .....</b>	<b>13</b>

# 1 Electrical ratings

Table 2: Absolute maximum ratings

Symbol	Parameter	Value	Unit
$V_{DS}$	Drain-source voltage	100	V
$V_{GS}$	Gate-source voltage	$\pm 20$	V
$I_D^{(1)}$	Drain current (continuous) at $T_C = 25^\circ C$	70	A
$I_D^{(1)}$	Drain current (continuous) at $T_C = 100^\circ C$	50	A
$I_D^{(2)}$	Drain current (continuous) at $T_{pcb} = 25^\circ C$	16	A
$I_D^{(2)}$	Drain current (continuous) at $T_{pcb} = 100^\circ C$	11	A
$I_{DM}^{(1)(3)}$	Drain current (pulsed)	280	A
$I_{DM}^{(2)(3)}$	Drain current (pulsed)	64	A
$P_{TOT}^{(1)}$	Total dissipation at $T_C = 25^\circ C$	100	W
$P_{TOT}^{(2)}$	Total dissipation at $T_{pcb} = 25^\circ C$	5	W
$E_{AS}^{(4)}$	Single pulse avalanche energy	300	mJ
$T_{stg}$	Storage temperature	- 55 to 175	$^\circ C$
$T_j$	Maximum junction temperature	175	$^\circ C$

**Notes:**(1) This value is rated according to  $R_{thj-c}$ .(2) This value is rated according to  $R_{thj-pcb}$ .

(3) Pulse width is limited by safe operating area.

(4) Starting  $T_j = 25^\circ C$ ,  $I_D = 10 A$ ,  $V_{DD} = 50 V$ .

Table 3: Thermal data

Symbol	Parameter	Value	Unit
$R_{thj-case}$	Thermal resistance junction-case	1.5	$^\circ C/W$
$R_{thj-pcb}^{(1)}$	Thermal resistance junction-pcb	31	

**Notes:**(1) When mounted on 1 inch<sup>2</sup>, 2 Oz. Cu FR-4 board

## 2 Electrical characteristics

( $T_C = 25^\circ\text{C}$  unless otherwise specified)

**Table 4: Static**

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$V_{(\text{BR})\text{DSS}}$	Drain-source breakdown voltage	$V_{GS} = 0 \text{ V}$ , $I_D = 250 \mu\text{A}$	100			V
$I_{\text{DSS}}$	Zero gate voltage drain current	$V_{GS} = 0 \text{ V}$ , $V_{DS} = 100 \text{ V}$			1	$\mu\text{A}$
		$V_{GS} = 0 \text{ V}$ , $V_{DS} = 100 \text{ V}$ , $T_c = 125^\circ\text{C}$			100	$\mu\text{A}$
$I_{GSS}$	Gate-body leakage current	$V_{DS} = 0 \text{ V}$ , $V_{GS} = 20 \text{ V}$			100	nA
$V_{GS(\text{th})}$	Gate threshold voltage	$V_{DS} = V_{GS}$ , $I_D = 250 \mu\text{A}$	2.5	3.5	4.5	V
$R_{DS(\text{on})}$	Static drain-source on-resistance	$V_{GS} = 10 \text{ V}$ , $I_D = 8 \text{ A}$		0.007	0.008	$\Omega$

**Table 5: Dynamic**

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$C_{iss}$	Input capacitance	$V_{DS} = 50 \text{ V}$ , $f = 1 \text{ MHz}$ , $V_{GS} = 0 \text{ V}$	-	3100	4030	pF
$C_{oss}$	Output capacitance		-	700	910	pF
$C_{rss}$	Reverse transfer capacitance		-	45	58	pF
$Q_g$	Total gate charge	$V_{DD} = 50 \text{ V}$ , $I_D = 16 \text{ A}$ , $V_{GS} = 10 \text{ V}$ (see <i>Figure 14: "Gate charge test circuit"</i> )	-	45	60	nC
$Q_{gs}$	Gate-source charge		-	18		nC
$Q_{gd}$	Gate-drain charge		-	13		nC

**Table 6: Switching times**

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$t_{d(on)}$	Turn-on delay time	$V_{DD} = 50 \text{ V}$ , $I_D = 8 \text{ A}$ $R_G = 4.7 \Omega$ , $V_{GS} = 10 \text{ V}$ (see <i>Figure 13: "Switching times test circuit for resistive load"</i> and <i>Figure 18: "Switching time waveform"</i> )	-	19	-	ns
$t_r$	Rise time		-	32	-	ns
$t_{d(off)}$	Turn-off-delay time		-	36	-	ns
$t_f$	Fall time		-	13	-	ns

Table 7: Source-drain diode




Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$I_{SD}$	Source-drain current		-		16	A
$I_{SDM}^{(1)}$	Source-drain current (pulsed)		-		64	A
$V_{SD}^{(2)}$	Forward on voltage	$V_{GS} = 0 \text{ V}$ , $I_{SD} = 16 \text{ A}$	-		1.1	V
$t_{rr}$	Reverse recovery time	$I_{SD} = 16 \text{ A}$ , $dI/dt = 100 \text{ A}/\mu\text{s}$ , $V_{DD} = 80 \text{ V}$ , $T_j = 150 \text{ }^\circ\text{C}$ (see <i>Figure 15: "Test circuit for inductive load switching and diode recovery times"</i> )	-	70	90	ns
$Q_{rr}$	Reverse recovery charge		-	125		nC
$I_{RRM}$	Reverse recovery current		-	3.6		A






**Notes:**

(1) Pulse width is limited by safe operating area.

(2) Pulse test: pulse duration = 300  $\mu\text{s}$ , duty cycle 1.5%.


## 2.1 Electrical characteristics (curves)




**Figure 8: Capacitance variations****Figure 9: Normalized gate threshold voltage vs temperature****Figure 10: Normalized on-resistance vs temperature****Figure 11: Normalized V(BR)DSS vs temperature****Figure 12: Source-drain diode forward characteristics**

### 3 Test circuits


**Figure 13: Switching times test circuit for resistive load**




**Figure 14: Gate charge test circuit**




**Figure 15: Test circuit for inductive load switching and diode recovery times**




**Figure 16: Unclamped inductive load test circuit**



**Figure 17: Unclamped inductive waveform**



**Figure 18: Switching time waveform**




## 4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: [www.st.com](http://www.st.com).  
ECOPACK® is an ST trademark.

### 4.1 PowerFLAT™ 5x6 type R package information


Figure 19: PowerFLAT™ 5x6 type R package outline



**Table 8: PowerFLAT™ 5x6 type R mechanical data**

Dim.	mm		
	Min.	Typ.	Max.
A	0.80		1.00
A1	0.02		0.05
A2		0.25	
b	0.30		0.50
D	5.00	5.20	5.40
E	5.95	6.15	6.35
D2	4.11		4.31
e		1.27	
L	0.60		0.80
K	1.275		1.575
E3	2.35		2.55
E4	0.40		0.60
E5	0.08		0.28

**Figure 20: PowerFLAT™ 5x6 recommended footprint (dimensions are in mm)**



## 4.2 PowerFLAT™ 5x6 packing information

Figure 21: PowerFLAT™ 5x6 tape (dimensions are in mm)




Figure 22: PowerFLAT™ 5x6 package orientation in carrier tape





Figure 23: PowerFLAT™ 5x6 reel



## 5 Revision history

Table 9: Document revision history

Date	Revision	Changes
16-Apr-2013	1	First release.
06-Mar-2014	2	<ul style="list-style-type: none"> <li>– Modified: <math>R_{DS(on)}</math> value in cover page</li> <li>– Modified: <math>V_{GS(th)}</math> values in Table 4</li> <li>– Modified: <math>R_{DS(on)}</math> typ. and max values in Table 4</li> <li>– Modified: typical values in Table 5, 6 and 7</li> <li>– Updated: Section 4: Package mechanical data</li> <li>– Added: Section 2.1: Electrical characteristics (curves)</li> <li>– Updated: Section 4: Package mechanical data</li> <li>– Document status promoted from preliminary data to production data</li> </ul>
16-Dec-2014	3	<ul style="list-style-type: none"> <li>– Updated title, features and description in cover page.</li> <li>– Updated <math>R_{DS(on)}</math> values and Figure 7: Static drain-source onresistance.</li> </ul>
17-Mar-2015	4	<ul style="list-style-type: none"> <li>–Text edits throughout document</li> <li>–Updated cover page title description</li> <li>–Updated cover page features table</li> <li>–In table 2. Absolute maximum ratings, added "E<sub>AS</sub>" information and footnote 4</li> <li>–In table 3. Thermal data, added footnote 1</li> <li>–Renamed table 4. Static (was On/off states)</li> <li>–Updated table 5. Dynamic</li> <li>–Updated table 7. Source drain diode</li> <li>–In Section 2.1 Electrical characteristics (curves), updated figures 2, 3, 10 and 11</li> <li>–Updated and renamed Section 4 Package information</li> </ul>

**IMPORTANT NOTICE – PLEASE READ CAREFULLY**

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2015 STMicroelectronics – All rights reserved