

STL8NH3LL

N-channel 30V - 0.012Ω - 8A - PowerFLAT™ Ultra low gate charge STripFET™ Power MOSFET

General features

Туре	V _{DSS}	R _{DS(on)}	I _D	
STL8NH3LL	30V	<0.015Ω	8A ⁽¹⁾	

- Improved die-to-footprint ratio
- Very low profile package (1mm max)
- Very low thermal resistance
- Very low gate charge
- Low threshold device
- In compliance with the 2002/95/EC Europen directive

Description

This application specific Power MOSFET is the latest generation of STMicroelectronics unique "STripFET™" technology. The resulting transistor is optimized for low on-resistance and minimal gate charge. The Chip-scaled PowerFLAT™ package allows a significant board space saving, still boosting the performance.

Applications

Switching application



Internal schematic diagram



Order codes

Sales Type	Marking	Package	Packaging	
STL8NH3LL	8NH3L	PowerFLAT™ (3.3 x 3.3)	Tape & reel	

Contents:

1	Electrical ratings	3
2	Electrical characteristics	
	2.1 Electrical characteristics (curves)	6
3	Test circuit	8
4	Package mechanical data	9
5	Revision history1	1



1 Electrical ratings

Symbol	Parameter	Value	Unit
V _{DS}	Drain-Source Voltage (V _{GS} = 0)	30	V
V _{GS}	Gate-Source Voltage	± 18	V
I _D ⁽¹⁾	Drain Current (continuous) at T _C = 25°C	8	А
I _D ⁽¹⁾	Drain Current (continuous) at T _C =100°C	5	А
I _{DM} ⁽²⁾	Drain Current (pulsed)	32	А
P _{TOT} ⁽³⁾	Total Dissipation at T _C = 25°C	50	W
P _{TOT} ⁽¹⁾	Total Dissipation at T _C = 25°C	2	W
	Derating Factor	0.4	W/°C
T _J T _{stg}	Operating Junction Temperature Storage Temperature	-55 to 150	°C

1. The value is rated according Rthj-pcb

2. Pulse width limited by safe operating area.

3. The vaule is rated according Rthj-c

Table 2. Thermal resistance

Symbol	Parameter	Value	Unit
R _{thj-case}	Thermal resistance junction-case (Drain)	2.5	°C/W
R _{thj-pcb} ⁽¹⁾	Thermal resistance junction-pcb	42.8	°C/W
R _{thj-pcb} ⁽²⁾	Thermal resistance junction-pcb	63.5	°C/W

1. When mounted on FR-4 board of 1inch², 2oz Cu, t < 10sec

2. Steady state



2 Electrical characteristics

(T_{CASE}=25°C unless otherwise specified)

Symbol	Parameter	Test Condictions	Min.	Тур.	Max.	Unit
V _{(BR)DSS}	Drain-Source Breakdown Voltage	I _D = 250μΑ, V _{GS} = 0	30			V
I _{DSS}	Zero Gate Voltage Drain Current (V _{GS} = 0)	V _{DS} = Max Rating, V _{DS} = MaxRating @125°C			1 10	μΑ μΑ
I _{GSS}	Gate Body Leakage Current (V _{DS} = 0)	$V_{GS} = \pm 18V$			±100	nA
V _{GS(th)}	Gate Threshold Voltage	$V_{DS} = V_{GS}, I_D = 250 \mu A$	1		2.5	V
R _{DS(on)}	Static Drain-Source On Resistance	V _{GS} = 10V, I _D = 4A V _{GS} = 4.5V, I _D = 4A		0.012 0.0135	0.015 0.017	Ω Ω

Table 3. On/off states

Table 4. Dynamic

Symbol	Parameter	Test Condictions	Min.	Тур.	Max.	Unit
g _{fs} ⁽¹⁾	Forward Transconductance	V _{DS} =15V, I _D = 4A		30		S
C _{iss} C _{oss} C _{rss}	Input Capacitance Output Capacitance Reverse Transfer Capacitance	V _{DS} =25V, f=1 MHz, V _{GS} =0		965 285 38		pF pF pF
Q _g Q _{gs} Q _{gd}	Total Gate Charge Gate-Source Charge Gate-Drain Charge	V_{DD} =15V, I _D = 8A V_{GS} =4.5V (see Figure 7)		9 3.7 3	12	nC nC nC
R _G	Gate Input Resistance	f=1 MHz Gate DC Bias = 0 Test Signal Level = 20mV Open Drain	0.5	1.5	2.5	Ω

1. Pulsed: pulse duration=300µs, duty cycle 1.5%



	•					
Symbol	Parameter	Test Condictions	Min.	Тур.	Max.	Unit
t _{d(on)} t _r t _{d(off)} t _f	Turn-on Delay Time Rise Time Turn-off Delay Time Fall Time	V_{DD} =15V, I _D = 4A, R _G =4.7 Ω , V _{GS} =4.5V (see Figure 13)		15 32 18 8.5		ns ns ns ns

Table 5.Switching times

Table 6. Source drain diode

Symbol	Parameter	Test Condictions	Min	Тур.	Max	Unit
I _{SD}	Source-drain Current				8	А
I _{SDM} ⁽¹⁾	Source-drain Current (pulsed)				32	А
V _{SD} ⁽²⁾	Forward on Voltage	I _{SD} =8A, V _{GS} =0			1.3	V
t _{rr} Q _{rr} I _{RRM}	Reverse Recovery Time Reverse Recovery Charge Reverse Recovery Current	I _{SD} =8A, di/dt = 100A/µs, V _{DD} =20V, Tj=150°C (see Figure 15)		24 17.4 1.45		ns nC A

1. Pulse width limited by safe operating area

2. Pulsed: pulse duration=300µs, duty cycle 1.5%



ZTH_PFLAT3X3

2.1 Electrical characteristics (curves)

Figure 1. Safe operating area













R_{DS(on)}



57

 10^{-2} 10^{-3} 10^{-3} 10^{-3} 10^{-3} 10^{-1}

Transfer characteristics

Figure 2. Thermal impedance

10

Figure 4.



Figure 9. Normalized gate threshold voltage vs temperature



Figure 11. Source-drain diode forward characteristics



Figure 10. Normalized on resistance vs temperature



Figure 12. Normalized B_{VDSS} vs temperature



Figure 7. Gate charge vs gate-source voltage Figure 8. Capacitance variations

57

3 Test circuit

Figure 13. Switching times test circuit for resistive load



Figure 15. Test circuit for inductive load switching and diode recovery times







Figure 16. Unclamped inductive load test circuit



Figure 18. Switching time waveform



Figure 14. Gate charge test circuit

4 Package mechanical data

In order to meet environmental requirements, ST offers these devices in ECOPACK® packages. These packages have a Lead-free second level interconnect . The category of second level interconnect is marked on the package and on the inner box label, in compliance with JEDEC Standard JESD97. The maximum ratings related to soldering conditions are also marked on the inner box label. ECOPACK is an ST trademark. ECOPACK specifications are available at: www.st.com



DIM.		mm.			inch	
	MIN.	TYP	MAX.	MIN.	TYP.	MAX.
А	0.80	0.90	1.00	0.031	0.035	0.039
A1		0.02	0.05		0.0007	0.0019
A3		0.20			0.0007	
b	0.23	0.30	0.38	0.009	0.011	0.015
С		0.328			0.012	
C1		0.12			0.004	
D		3.30			0.13	
D2	2.50	2.65	2.75	0.098	0.104	0.108
E		3.30			0.13	
E2	1.25	1.40	1.50	0.049	0.055	0.059
F		1.325			0.052	
F1		0.975			0.038	
G		0.850			0.033	
G1		0.250			0.009	

PowerFLAT[™] (3.3 x 3.3) MECHANICAL DATA





5 Revision history

Table 7.Revision history

Date	Revision	Changes	
21-Jul-2004	1	First Release	
05-Oct-2004	2	Values Changed	
19-Oct-2004	3	New value inserted	
22-Nov-2004	4	Document updated	
21-Feb-2005	5	Final version	
18-Apr-2005	6	Modified Figure 3, Figure 5., Figure 8., Figure 9.	
14-Mar-2006	7	New template	



Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED IN WRITING BY AN AUTHORIZE REPRESENTATIVE OF ST, ST PRODUCTS ARE NOT DESIGNED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS, WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2006 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan -Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com

