life.augmented

STF7N90K5

N-channel 900 V, 0.72 Ω typ., 7 A MDmesh™ K5 Power MOSFET in a TO-220FP package

Datasheet - production data



Figure 1: Internal schematic diagram



Features

Order code	VDS	R _{DS(on)} max.	ID
STF7N90K5	900 V	0.81 Ω	7 A

- Industry's lowest RDS(on) x area
- Industry's best FoM (figure of merit)
- Ultra-low gate charge
- 100% avalanche tested
- Zener-protected •

Applications

Switching applications

Description

This very high voltage N-channel Power MOSFET is designed using MDmesh[™] K5 technology based on an innovative proprietary vertical structure. The result is a dramatic reduction in on-resistance and ultra-low gate charge for applications requiring superior power density and high efficiency.

Table 1: Device summary

Order code	Marking	Package	Packing
STF7N90K5	7N90K5	TO-220FP	Tube

DocID029857 Rev 1

This is information on a product in full production.

Contents

Contents

1	Electric	al ratings	3
2	Electric	al characteristics	4
	2.1	Electrical characteristics (curves)	6
3	Test cir	cuits	8
4	Packag	e information	9
	4.1	TO-220FP package information	10
5	Revisio	on history	12



1 Electrical ratings

Table 2: Absolute maximum ratings

Symbol	Parameter	Value	Unit
Vgs	Gate-source voltage	± 30	V
ID	Drain current (continuous) at T _C = 25 °C	7	А
lo	Drain current (continuous) at Tc = 100 °C	4.4	А
ID ⁽¹⁾	Drain current (pulsed)	28	А
Ρτοτ	Total dissipation at $T_C = 25 \ ^{\circ}C$	25	W
V _{ISO}	Insulation withstand voltage (RMS) from all three leads to external heat sink (t = 1 s; T_c = 25 °C)	2500	V
dv/dt (2)	Peak diode recovery voltage slope	4.5	
dv/dt (3)	MOSFET dv/dt ruggedness	50	V/ns
Tj	Operating junction temperature range	- 55 to 150	°C
T _{stg}	Storage temperature range	- 55 10 150	C

Notes:

 $^{(1)}\mbox{Pulse}$ width limited by safe operating area

 $^{(2)}I_{SD} \leq$ 7 A, di/dt \leq 100 A/µs; V_Ds peak < V(BR)DSS, VDD = 450 V $^{(3)}V_{DS} \leq$ 720 V

Table 3: Thermal data

Symbol	Parameter	Value	Unit
R _{thj-case}	Thermal resistance junction-case	5	°C/W
R _{thj-amb}	Thermal resistance junction-ambient	62.5	°C/W

Table 4: Avalanche characteristics

Symbol	Parameter	Value	Unit
I _{AR}	Avalanche current, repetitive or not repetitive (pulse width limited by T_{jmax})	2.4	А
Eas	Single pulse avalanche energy (starting T_j = 25 °C, I_D = $I_{AR},$ V_{DD} = 50 V)	230	mJ



2 Electrical characteristics

 $T_C = 25$ °C unless otherwise specified

	Table 5: On/off-State								
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit			
V _{(BR)DSS}	Drain-source breakdown voltage	V_{GS} = 0 V, I_D = 1 mA	900			V			
		$V_{GS} = 0 V, V_{DS} = 900 V$			1	μA			
IDSS	Zero gate voltage drain current	$V_{GS} = 0 V, V_{DS} = 900 V$ T _c = 125 °C ⁽¹⁾			50	μA			
I _{GSS}	Gate body leakage current	V_{DS} = 0 V, V_{GS} = ±20 V			±10	μA			
V _{GS(th)}	Gate threshold voltage	$V_{DD} = V_{GS}$, $I_D = 100 \ \mu A$	3	4	5	V			
R _{DS(on)}	Static drain-source on-resistance	V_{GS} = 10 V, I _D = 3.5 A		0.72	0.81	Ω			

Table 5: On/off-state

Notes:

⁽¹⁾Defined by design, not subject to production test.

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
Ciss	Input capacitance		-	425	-	pF
Coss	Output capacitance	V _{DS} = 100 V, f = 1 MHz, V _{GS} = 0 V	-	41	-	pF
Crss	Reverse transfer capacitance	163 - 0 1	-	1.2	-	pF
Co(tr) ⁽¹⁾	Equivalent capacitance time related	V _{GS} = 0,	-	64	-	pF
C _{o(er)} ⁽²⁾	Equivalent capacitance energy related	V _{DS} = 0 to 720 V		24		pF
Rg	Intrinsic gate resistance	$f = 1 \text{ MHz}$, $I_D = 0 \text{ A}$	-	6.7	-	Ω
Qg	Total gate charge	V _{DD} = 720 V, I _D = 7 A	-	17.7	-	nC
Qgs	Gate-source charge	$V_{GS} = 10 V$	-	3.1	-	nC
Q_{gd}	Gate-drain charge	(see Figure 15: "Test circuit for gate charge behavior")	-	13	-	nC

Table 6: Dynamic

Notes:

 $^{(1)}C_{0(tr)}$ is a constant capacitance value that gives the same charging time as C_{oss} while V_{DS} is rising from 0 to 80% V_{DSS} .

 $^{(2)}C_{0(er)}$ is a constant capacitance value that gives the same stored energy as C_{oss} while V_{DS} is rising from 0 to 80% V_{DSS} .



Electrical characteristics

	Table 7: Switching times								
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit			
t _{d(on)}	Turn-on delay time	V_{DD} = 450 V, I_D = 3.5 A, R_G = 4.7 Ω V_{GS} = 10 V (see Figure 14: "Test circuit for resistive load switching times" and Figure 19: "Switching time waveform")	-	13.2	-	ns			
tr	Rise time		-	14.2	-	ns			
t _{d(off)}	Turn-off delay time		-	31.6	-	ns			
t _f	Fall time		-	14.7	I	ns			

Table 8	Source	-drain	diode
---------	--------	--------	-------

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I _{SD}	Source-drain current		-		7	А
Isdm ⁽¹⁾	Source-drain current (pulsed)		-		28	А
V _{SD} ⁽²⁾	Forward on voltage	$I_{SD} = 7 \text{ A}, V_{GS} = 0 \text{ V}$	-		1.5	V
trr	Reverse recovery time	IsD = 7 A, di/dt = 100 A/µs,V _{DD} = 60 V (see Figure 16: "Test circuit for inductive load switching and diode recovery times")	-	352		ns
Qrr	Reverse recovery charge		-	3.63		μC
I _{RRM}	Reverse recovery current		-	20.6		А
trr	Reverse recovery time	$I_{SD} = 7 \text{ A}$, di/dt = 100 A/µs V _{DD} = 60 V, T _j = 150 °C (see Figure 16: "Test circuit for inductive load switching and diode	-	525		ns
Qrr	Reverse recovery charge		-	4.94		μC
I _{RRM}	Reverse recovery current	recovery times")	-	18.8		А

Notes:

⁽¹⁾Pulse width limited by safe operating area

 $^{(2)}\text{Pulsed:}$ pulse duration = 300 $\mu\text{s},$ duty cycle 1.5%

Table 9: Gate-source Zener diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _(BR) GSO	Gate-source breakdown voltage	I_{GS} = ± 1mA, I_{D} = 0 A	±30	-	-	V

The built-in back-to-back Zener diodes are specifically designed to enhance the ESD performance of the device. The Zener voltage facilitates efficient and cost-effective device integrity protection, thus eliminating the need for additional external componentry.











DocID029857 Rev 1



STF7N90K5

57

Electrical characteristics







DocID029857 Rev 1

3 Test circuits







DocID029857 Rev 1



4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK[®] packages, depending on their level of environmental compliance. ECOPACK[®] specifications, grade definitions and product status are available at: *www.st.com*. ECOPACK[®] is an ST trademark.









STF7N90K5

(5			Package information		
Table 10: TO-220FP package mechanical data					
Dim.		mm			
	Min.	Тур.	Max.		
A	4.4		4.6		
В	2.5		2.7		
D	2.5		2.75		
E	0.45		0.7		
F	0.75		1		
F1	1.15		1.70		
F2	1.15		1.70		
G	4.95		5.2		
G1	2.4		2.7		
Н	10		10.4		
L2		16			
L3	28.6		30.6		
L4	9.8		10.6		
L5	2.9		3.6		
L6	15.9		16.4		
L7	9		9.3		
Dia	3		3.2		



Revision history 5

Table 11: Document revision history

Date	Revision	Changes
17-Oct-2016	1	First release.



STF7N90K5

IMPORTANT NOTICE – PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2016 STMicroelectronics - All rights reserved

