



N-channel 600 V, 0.310 Ω typ., 11 A MDmesh™ DM2 Power MOSFET in a TO-220FP package

Datasheet - production data





Figure 1: Internal schematic diagram



Features

Order code	V _{DS}	R _{DS(on)} max.	ID
STF13N60DM2	600 V	0.365 Ω	11 A

- Fast-recovery body diode
- Extremely low gate charge and input capacitance
- Low on-resistance
- 100% avalanche tested
- Extremely high dv/dt ruggedness
- Zener-protected

Applications

Switching applications

Description

This high voltage N-channel Power MOSFET is part of the MDmesh $^{\text{TM}}$ DM2 fast recovery diode series. It offers very low recovery charge (Q_{rr}) and time (t_{rr}) combined with low R_{DS(on)}, rendering it suitable for the most demanding high efficiency converters and ideal for bridge topologies and ZVS phase-shift converters.

Table 1: Device summary

Order code	Marking	Package	Packing
STF13N60DM2	13N60DM2	TO-220FP	Tube

Contents STF13N60DM2

Contents

1	Electrical ratings		3
2	Electric	cal characteristics	4
	2.1	Electrical characteristics (curves)	6
3	Test cir	cuits	8
4	Packag	e information	9
	4.1	TO-220FP package information	10
5	Revisio	n history	12

STF13N60DM2 Electrical ratings

1 Electrical ratings

Table 2: Absolute maximum ratings

Symbol	Parameter	Value	Unit
V _G s	Gate-source voltage	±25	V
1_	Drain current (continuous) at T _{case} = 25 °C	11 ⁽¹⁾	^
ID	Drain current (continuous) at T _{case} = 100 °C	7 ⁽¹⁾	Α
I _{DM} ⁽²⁾	Drain current (pulsed)	44 ⁽¹⁾	Α
P _{TOT}	Total dissipation at T _{case} = 25 °C	25	W
dv/dt (3)	Peak diode recovery voltage slope	40	V/ns
dv/dt ⁽⁴⁾	MOSFET dv/dt ruggedness	50	V/IIS
V _{ISO}	Insulation withstand voltage (RMS) from all three leads to external heat sink (t = 1 s; T_C = 25 °C)	2500	٧
T _{stg}	Storage temperature range	FF to 150	°C
Tj	Operating junction temperature range	-55 to 150	

Notes:

Table 3: Thermal data

Symbol	Parameter	Value	Unit
R _{thj-case}	Thermal resistance junction-case	5	°C/W
R _{thj-amb}	Thermal resistance junction-ambient	62.5	C/VV

Table 4: Avalanche characteristics

Symbol	Parameter	Value	Unit
I _{AR}	Avalanche current, repetitive or not repetitive (Pulse width limited by T _{jmax})		Α
Eas	E _{AS} Single pulse avalanche energy (starting $T_j = 25$ °C, $I_D = I_{AR}$, $V_{DD} = 50$ V)		mJ

⁽¹⁾Limited by maximum junction temperature

⁽²⁾Pulse width limited by safe operating area.

 $^{^{(3)}}I_{SD} \leq$ 11 A, di/dt \leq 900 A/ $\mu s;$ VDS peak < V(BR)DSS, VDD=400 V.

 $^{^{(4)}}$ V_{DS} ≤ 480 V.

2 Electrical characteristics

(T_{case} = 25 °C unless otherwise specified)

Table 5: Static

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{(BR)DSS}	Drain-source breakdown voltage	$V_{GS} = 0 \text{ V}, I_D = 1 \text{ mA}$	600			V
	Zero gate voltage drain current	V _{GS} = 0 V, V _{DS} = 600 V			1.5	
I _{DSS}		$V_{GS} = 0 \text{ V}, V_{DS} = 600 \text{ V},$ $T_{case} = 125 \text{ °C} \text{ (1)}$			100	μΑ
Igss	Gate-body leakage current	V _{DS} = 0 V, V _{GS} = ±25 V			±10	μΑ
V _{GS(th)}	Gate threshold voltage	$V_{DS} = V_{GS}$, $I_D = 250 \mu A$	3	4	5	V
R _{DS(on)}	Static drain-source on- resistance	V _{GS} = 10 V, I _D = 5.5 A		0.310	0.365	Ω

Notes:

Table 6: Dynamic

· · · · · · · · · · · · · · · · · · ·						
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
Ciss	Input capacitance		-	730	-	
Coss	Output capacitance	V _{DS} = 100 V, f = 1 MHz,	-	38	-	pF
Crss	Reverse transfer capacitance	V _{GS} = 0 V	-	0.9	-	Pi
Coss eq. (1)	Equivalent output capacitance	V _{DS} = 0 to 480 V, V _{GS} = 0 V	-	70	-	pF
R _G	Intrinsic gate resistance	f = 1 MHz, I _D = 0 A	-	5.1	-	Ω
Qg	Total gate charge	V _{DD} = 480 V, I _D = 11 A,	-	19	-	
Qgs	Gate-source charge	V _{GS} = 10 V (see Figure 15: "Test circuit for gate charge behavior")	-	4.4	-	nC
Q_{gd}	Gate-drain charge		-	9.9	-	

Notes:

Table 7: Switching times

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t _{d(on)}	Turn-on delay time	V _{DD} = 300 V, I _D = 5.5 A	-	12.3	-	
tr	Rise time	$R_G = 4.7 \Omega$, $V_{GS} = 10 V$ (see Figure 14: "Test circuit for		4.8	1	
t _{d(off)}	Turn-off delay time	resistive load switching times"	-	42.5	-	ns
t _f	Fall time	and Figure 19: "Switching time waveform")	-	10.6	-	



⁽¹⁾Defined by design, not subject to production test.

 $^{^{(1)}}$ C_{oss eq.} is defined as a constant equivalent capacitance giving the same charging time as C_{oss} when V_{DS} increases from 0 to 80% V_{DSS}.

Table 8: Source-drain diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I _{SD}	Source-drain current		-		11	Α
I _{SDM} ⁽¹⁾	Source-drain current (pulsed)		-		44	Α
V _{SD} ⁽²⁾	Forward on voltage	V _{GS} = 0 V, I _{SD} = 11 A	-		1.6	V
t _{rr}	Reverse recovery time	I _{SD} = 11 A, di/dt = 100 A/µs, V _{DD} = 60 V (see Figure 16: "Test circuit for inductive load switching and diode recovery times")	-	90		ns
Qrr	Reverse recovery charge		-	252		nC
I _{RRM}	Reverse recovery current		-	5.6		Α
t _{rr}	Reverse recovery time	I _{SD} = 11 A, di/dt = 100 A/μs,	-	170		ns
Qrr	Reverse recovery charge	V _{DD} = 60 V, T _j = 150 °C (see Figure 16: "Test circuit for	_	667		nC
I _{RRM}	Reverse recovery current	inductive load switching and diode recovery times")	-	8.6		А

Notes:

Table 9: Gate-source Zener diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
$V_{(BR)GSO}$	Gate-source breakdown voltage	$I_{GS} = \pm 250 \ \mu A, I_{D} = 0 \ A$	±30	-	-	V

The built-in back-to-back Zener diodes are specifically designed to enhance the ESD performance of the device. The Zener voltage facilitates efficient and cost-effective device integrity protection, thus eliminating the need for additional external componentry.

 $^{^{(1)}}$ Pulse width is limited by safe operating area.

 $^{^{(2)}}$ Pulse test: pulse duration = 300 μ s, duty cycle 1.5%.

2.1 Electrical characteristics (curves)

Figure 2: Safe operating area GIPG080420161019SOA 10¹ t_o=10 μs t_o=100 μs 100 T_.≤150 °C T_c= 25°C t₀=1 ms single pulse t_o=10 ms 10⁻¹ $\vec{V}_{DS}\left(V\right)$ 10-1 10⁰ 10¹ 10²




Figure 4: Output characteristics

GIPG070420161613OCH

V_{GS}= 8, 9, 10 V

V_{GS}= 7 V

15

V_{GS}= 6 V

V_{GS}= 5 V

O


4


8

12

16

V_{DS}(V)












Figure 8: Capacitance variations GIPG070420161612CVR (pF) 10^{3} C_{ISS} 10² Coss 10¹ C_{RSS} f = 1 MHz 10⁰ 10-1 $\vec{V}_{DS}(V)$ 10-1 10⁰ 10¹ 10²

Figure 9: Normalized gate threshold voltage vs temperature V _{GS(th)} (norm.) GIPG060420161230VTH 1.1 I_D= 250 μA 1.0 0.9 8.0 0.7 0.6 -75 -25 25 75 125 T_i(°C)









Test circuits STF13N60DM2

3 **Test circuits**

switching times 2200 µF

Figure 14: Test circuit for resistive load

Figure 15: Test circuit for gate charge behavior 1 kΩ ⊥ 100 nF I_G= CONST 2.7 kΩ 47 kΩ

Figure 16: Test circuit for inductive load switching and diode recovery times




Figure 17: Unclamped inductive load test circuit




Figure 18: Unclamped inductive waveform





Figure 19: Switching time waveform



4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: **www.st.com**. ECOPACK® is an ST trademark.

4.1 TO-220FP package information

Figure 20: TO-220FP package outline




Table 10: TO-220FP package mechanical data

Dim	·	mm	
Dim.	Min.	Тур.	Max.
A	4.4		4.6
В	2.5		2.7
D	2.5		2.75
Е	0.45		0.7
F	0.75		1
F1	1.15		1.70
F2	1.15		1.70
G	4.95		5.2
G1	2.4		2.7
Н	10		10.4
L2		16	
L3	28.6		30.6
L4	9.8		10.6
L5	2.9		3.6
L6	15.9		16.4
L7	9		9.3
Dia	3		3.2

Revision history STF13N60DM2

5 Revision history

Table 11: Document revision history

Date	Revision	Changes
08-Apr-2016	1	First release.
07-Dec-2016	2	Document status promoted from preliminary to production data.

IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2016 STMicroelectronics - All rights reserved