

## STD95P3LLH6AG

# Automotive-grade P-channel -30 V, 5 mΩ typ., -80 A STripFET™ H6 Power MOSFET in a DPAK package

Datasheet - production data



#### Figure 1: Internal schematic diagram



#### Features

Order code	V <sub>DS</sub>	R <sub>DS(on)</sub> max.	ID	Ртот
STD95P3LLH6AG	-30 V	6.9 mΩ	-80 A	104 W

- Designed for automotive applications and AEC-Q101 qualified
- Very low on-resistance
- Very low gate charge
- High avalanche ruggedness
- Low gate drive power loss
- Logic level

#### **Applications**

Switching applications

### Description

This device is a P-channel Power MOSFET developed using the STripFET<sup>TM</sup> H6 technology with a new trench gate structure. The resulting Power MOSFET exhibits very low R<sub>DS(on)</sub> in all packages.

#### Table 1: Device summary

Order code	Marking	Package	Packing
STD95P3LLH6AG	95P3LLH6	DPAK	Tape and reel

This is information on a product in full production.

#### Contents

### Contents

1	Electric	al ratings	3
2	Electric	al characteristics	4
	2.1	Electrical characteristics (curves)	6
3	Test cir	cuits	8
4	Packag	e information	9
	4.1	DPAK type A2 package information	10
	4.2	DPAK packing information	13
5	Revisio	on history	15



### 1 Electrical ratings

Table 2: Absolute maximum ratings

Symbol	Parameter	Value	Unit	
Vds	Drain-source voltage	-30	V	
V <sub>GS</sub>	Gate-source voltage	±18	V	
(1)	Drain current (continuous) at T <sub>case</sub> = 25 °C	-80	А	
ID.	Drain current (continuous) at T <sub>case</sub> = 100 °C		А	
I <sub>DM</sub> <sup>(2)</sup>	Drain current (pulsed)	-320	А	
Ртот	Total dissipation at T <sub>case</sub> = 25 °C	104	W	
Eas <sup>(3)</sup>	Single pulse avalanche energy	650	mJ	
T <sub>stg</sub>	Storage temperature range		°C	
Tj	Operating junction temperature range	— _55 to 150 °C		

#### Notes:

<sup>(1)</sup>Limited by wire bonding

 $^{\left( 2\right) }$  Pulse width is limited by safe operating area.

 $^{(3)}$  starting T\_j = 25 °C, I\_{AS} =-40 A, V\_DD = -25 V

#### Table 3: Thermal data

Symbol	Parameter	Value	Unit	
R <sub>thj</sub> -case	Thermal resistance junction-case	1.2	°C AM	
Rthj-pcb <sup>(1)</sup>	Thermal resistance junction-pcb	50	°C/W	

#### Notes:

 $^{(1)}$  When mounted on a 1-inch² FR-4, 2 Oz copper board



### 2 Electrical characteristics

(T<sub>case</sub> = 25 °C unless otherwise specified)

Table 4: Static						
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V <sub>(BR)DSS</sub>	Drain-source breakdown voltage	$V_{GS}$ = 0 V, $I_D$ = -1 mA	-30			V
	Zara nata valtara drain	$V_{GS} = 0 V, V_{DS} = -30 V$			-1	
IDSS	IDSS Zero gate voltage drain current	$V_{GS} = 0 V, V_{DS} = -30 V,$ $T_{case} = 125 \ ^{\circ}C^{(1)}$			-10	μA
I <sub>GSS</sub>	Gate-body leakage current	$V_{DS}$ = 0 V, $V_{GS}$ = ±18 V			±100	nA
$V_{GS(th)}$	Gate threshold voltage	$V_{DS} = V_{GS}$ , $I_D = -250 \ \mu A$	-1		-2.5	V
Baar	Static drain-source on-	$V_{GS}$ = -10 V, $I_D$ = -40 A		5	6.9	mΩ
R <sub>DS(on)</sub>	resistance	$V_{GS} = -4.5 V$ , $I_{D} = -40 A$		7.5	9.7	11177

#### Notes:

<sup>(1)</sup>Defined by design, not subject to production test.

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
Ciss	Input capacitance		-	6250	-	
Coss	Output capacitance	$V_{DS} = -25 V, f = 1 MHz,$	-	830	-	pF
Crss	Reverse transfer capacitance	$V_{GS} = 0 V$	-	590	-	μ.
Qg	Total gate charge	V <sub>DD</sub> = -15 V, I <sub>D</sub> = -80 A,	-	113	-	
Q <sub>gs</sub>	Gate-source charge	V <sub>GS</sub> = -10 V (see <i>Figure 14</i> :	-	18.5	-	nC
Q <sub>gd</sub>	Gate-drain charge	"Gate charge test circuit")	-	19	-	

#### Table 5: Dynamic

#### Table 6: Switching on/off (inductive load)

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t <sub>d(on)</sub>	Turn-on delay time	V <sub>DD</sub> = -15 V, I <sub>D</sub> = -80 A,	I	15	-	
tr	Rise time	$R_{G} = 4.7 \Omega$ , $V_{GS} = -10 V$ (see	-	30	-	
t <sub>d(off)</sub>	Turn-off delay time	Figure 13: "Switching times	-	110	-	ns
t <sub>f</sub>	Fall time	test circuit for resistive load")	-	70	-	



#### Electrical characteristics

_	Table 7: Source-drain diode							
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit		
Isd	Source-drain current		-		-80	А		
I <sub>SDM</sub> <sup>(1)</sup>	Source-drain current (pulsed)		-		-320	А		
Vsd <sup>(2)</sup>	Forward on voltage	$V_{GS} = 0 V, I_{SD} = -80 A$	-		-1.5	V		
trr	Reverse recovery time		-	27		ns		
Qrr	Reverse recovery charge	$I_{SD}$ = -80 A, di/dt = 100 A/µs, $V_{DD}$ = -24 V (see <i>Figure 15: "Test</i> <i>circuit for inductive load switching</i>	-	17		nC		
Irrm	Reverse recovery current	and diode recovery times")	-	-1.2		А		

#### Notes:

 $^{\left( 1\right) }$  Pulse width is limited by safe operating area.

 $^{(2)}$  Pulse test: pulse duration = 300  $\mu s,$  duty cycle 1.5%.











57

#### **Electrical characteristics**







For the P-channel Power MOSFET, current and voltage polarities are reversed.

DocID029600 Rev 1

### 3 Test circuits







### 4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK<sup>®</sup> packages, depending on their level of environmental compliance. ECOPACK<sup>®</sup> specifications, grade definitions and product status are available at: *www.st.com*. ECOPACK<sup>®</sup> is an ST trademark.







DocID029600 Rev 1



#### STD95P3LLH6AG

#### Package information

LLH6AG Package inform				
	Table 8: DPAK (TO-252	) type A2 mechanical da	ta	
Dim.		mm		
Dini.	Min.	Тур.	Max.	
A	2.20		2.40	
A1	0.90		1.10	
A2	0.03		0.23	
b	0.64		0.90	
b4	5.20		5.40	
С	0.45		0.60	
c2	0.48		0.60	
D	6.00		6.20	
D1	4.95	5.10	5.25	
E	6.40		6.60	
E1	5.10	5.20	5.30	
е	2.16	2.28	2.40	
e1	4.40		4.60	
Н	9.35		10.10	
L	1.00		1.50	
L1	2.60	2.80	3.00	
L2	0.65	0.80	0.95	
L4	0.60		1.00	
R		0.20		
V2	0°		8°	



#### Package information

#### STD95P3LLH6AG





### 4.2 DPAK packing information





#### Figure 19: DPAK (TO-252) reel outline



Table 9: DPAK (TO-252) tape and reel mechanical data					
	Таре			Reel	
Dim	r	mm		m	ım
Dim.	Min.	Max.	Dim.	Min.	Max.
A0	6.8	7	A		330
B0	10.4	10.6	В	1.5	
B1		12.1	С	12.8	13.2
D	1.5	1.6	D	20.2	
D1	1.5		G	16.4	18.4
Е	1.65	1.85	Ν	50	
F	7.4	7.6	Т		22.4
K0	2.55	2.75			
P0	3.9	4.1	Bas	e qty.	2500
P1	7.9	8.1	Bul	k qty.	2500
P2	1.9	2.1			
R	40				
Т	0.25	0.35			
W	15.7	16.3			

#### Table 9: DPAK (TO-252) tape and reel mechanical data



### 5 Revision history

Table 10: Document revision history

Date	Revision	Changes
26-Jul-2016	1	First release.



#### IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2016 STMicroelectronics - All rights reserved

