

# STA8089FG

# Fully integrated GPS/Galileo/GLONASS/BeiDou/QZSS receiver with embedded RF and in-package Flash



### Features

- STMicroelectronics<sup>®</sup> positioning receiver with 48 tracking channels and 2 fast acquisition channels supporting GPS, Galileo, GLONASS, BeiDou and QZSS systems
- ST-DRAW (Dead Reckoning Automotive Way) supported (STA8089FGBD only)
- Pin to pin compatible with STA8088FG
- Single die standalone receiver embedding RF Front-End and low noise amplifier
- -162 dBm indoor sensitivity (tracking mode)
- Fast TTFF < 1 s in Hot start and 30 s in Cold Start
- High performance ARM946 MCU (up to 196 MHz)
- 256 Kbyte embedded SRAM
- In-package SQI Flash Memory (16 Mbits)
- Real Time Clock (RTC) circuit
- 32-bit Watch-dog timer
- 3 UARTs
- 1 I<sup>2</sup>C master interface
- 1 Synchronous Serial Port (SSP, Motorola-SPI supported)
- USB2.0 full speed (12 MHz) with integrated physical layer transceiver

- Datasheet production data
- 2 Controller Area Network (CAN)
- 2 channels ADC (10 bits)
- Operating condition:
  - Main voltage regulator ( $V_{INL}$ ): 1.8 V ± 5%
  - Backup voltage (V<sub>INB</sub>): 1.6 V to 4.3 V
  - Digital voltage (V<sub>DD</sub>): 1.0 V to 1.32 V
  - RF core voltage (V<sub>CC</sub>): 1.2 V ± 10%
  - IO Ring Voltage (V<sub>ddIO</sub>): 1.8 V ± 5% or 3.3 V ± 10%
- Package:
  - VFQFPN56 (7 x 7 x 1.0 mm) 0.4 mm pitch
- Ambient temperature range: -40/+85°C

# Description

STA8089FG belongs to Teseo III family products. The device is a single die standalone positioning receiver IC working on multiple constellations (GPS/Galileo/GLONASS/BeiDou/QZSS).

The device is backward compatible with STA8088FG, this enables fast customer application migration.

The device is offered with a complete GNSS firmware which performs all GNSS operations including tracking, acquisition, navigation and data output with no need of external memories.

STA8089FGBD can run also TESEO-DRAW the STMicroelectronics dead reckoning firmware.

DocID027175 Rev 8

1/34

This is information on a product in full production.

# Contents

1	Over	rview
2	Pin o	description
	2.1	Block diagram
	2.2	VFQFPN56 pin configuration8
	2.3	Power supply pins
	2.4	Main function pins
	2.5	Test/emulated dedicated pins 10
	2.6	Communication interface pins
	2.7	General purpose pins
	2.8	RF front-end pins
3	Gen	eral description
	3.1	RF front end
	3.2	GPS/Galileo/GLONASS/BeiDou Base Band (G3BB+) processor 14
	3.3	MCU Subsystem
		3.3.1 AHB slaves
	3.4	APB peripherals
		3.4.1 CAN
		3.4.2 SSP
		3.4.3 UART
		3.4.4 Flash
		3.4.5 MTU
		3.4.6 WDT
		3.4.7 GPIO
		3.4.8 ADC
		3.4.9 RTC
4	Elec	trical characteristics
	4.1	Parameter conditions
	4.2	Minimum and maximum values 20
	4.3	Typical values
	4.4	Typical curves

DocID027175 Rev 8



	4.5	Absolut	e maximum ratings	20
	4.6	Recom	nended DC operating conditions	22
	4.7	DC cha	racteristics	23
	4.8	AC cha	acteristics	24
		4.8.1	RF electrical specifications	24
		4.8.2	Oscillator electrical specifications	26
		4.8.3	OSCI oscillator specifications	27
		4.8.4	ADC specifications	27
		4.8.5	Flash specifications	29
5	Packa	age and	packing information	30
	5.1	ECOPA	CK <sup>®</sup> packages	30
	5.2	VFQFP	N56 7 x 7 mm package information	30
6	Order	ing info	ormation	32
7	Revis	ion hist	ory	33



# List of tables

Table 1.	Power supply pins
Table 2.	Main function pins
Table 3.	Test/emulated dedicated pins10
Table 4.	Communication interface pins
Table 5.	General purpose pins
Table 6.	RF front-end pins
Table 7.	TCM Configuration
Table 8.	Voltage characteristics
Table 9.	Thermal characteristics
Table 10.	Frequency limits
Table 11.	Power consumption
Table 12.	Recommended DC operating conditions
Table 13.	LDO1 DC characteristics
Table 14.	LDO2 DC characteristics
Table 15.	Low voltage detection thresholds
Table 16.	I/O buffers DC characteristics
Table 17.	1.0 V I/O buffers DC characteristics
Table 18.	RFACHAIN – GALGPS filter and VGA
Table 19.	RFCHAIN – GLONASS/BeiDou filter and VGA
Table 20.	Synthesizer
Table 21.	Crystal recommended specifications
Table 22.	Oscillator amplifier specifications
Table 23.	Characteristics of external slow clock input
Table 24.	SARADC specifications
Table 25.	Flash specifications
Table 26.	VFQFPN56 package dimensions
Table 27.	Document revision history



# List of figures

Figure 1.	STA8089FG system block diagram	7
Figure 2.	VFQFPN56 connection diagram (with CAN).	8
	VFQFPN56 connection diagram (no CAN).	
	32.768 kHz crystal connection	
Figure 5.	SARADC connections	28
Figure 6.	VFQFPN56 7 x 7 mm package dimension	31
Figure 7.	Ordering information scheme	32



# 1 Overview

STA8089FG is one of the part number of Teseo III STA8089x series.

The device is a highly integrated single-chip standalone GNSS receiver designed for positioning system applications. STA8089FG embeds the new STMicroelectronics GNSS positioning engine capable of receiving signals from multiple satellite navigation systems, including the US GPS, European Galileo, Russia's GLONASS, Chinese BeiDou and Japan's QZSS.

STA8089FGBD can be offered also bundled with STMicroelectronics dead reckoning firmware called TESEO-DRAW.

The STA8089FG ability of tracking simultaneously the signals from multiple satellites regardless of their constellation, make this chip capable of delivering exceptional accuracy in urban canyons and in the environments where buildings and other obstructions make satellite visibility challenging.

The STA8089FG is backward compatible with STA8088FG, enabling fast customer application migration. The STA8089FG combines a high performance ARM946 microprocessor with I/O capabilities and enhanced peripherals. It supports USB2.0 standard at full speed (12 Mbps) with on-chip PHY.

The chip embeds backup logic with real time clock. The device is offered with a complete firmware performing all positioning operations including acquisition, tracking, navigation and data output with no need of external memories.

The device powered with 1.8V enables the on-chip voltage regulators to internally supply the RF front-end, core logic and the backup logic. The device can be directly powered with 1.2 V bypassing the embedded voltage regulators which will be put in power down mode. I/O lines are compatible with 1.8 V and 3.3 V. The STA8089FG, using STMicroelectronics CMOSRF Technology, is housed in a VFQFPN-56 (7 x 7 x 1.0 mm) package with stacked 16 Mbit Flash memory.



# 2 Pin description

## 2.1 Block diagram



#### Figure 1. STA8089FG system block diagram





### 2.2 VFQFPN56 pin configuration





#### Figure 3. VFQFPN56 connection diagram (no CAN)

#### 2.3 Power supply pins

#### Table 1. Power supply pins

Symbol	I/O voltage	I/O	Description	STA8089FG		
VCC_CHAIN	1.2 V	PWR	Analog supply voltage for RF chain (1.2 V)	16		
VCC_PLL	1.2 V	PWR	Analog supply voltage for PLL RF (1.2 V)	18		
VCC_RF	1.2 V	PWR	Analog supply voltage for RF (1.2 V)	8		
VDD_SQI	1.8 V	PWR	Digital supply voltage for SQI	34		
VDDD	1.1 V	PWR	Digital supply voltage	22,47		
VDDIO_R1	1.8 V or 3.3 V	PWR	Digital supply voltage for I/O ring 1 (1.8 V or 3.3 V)	44		
VDDIO_R2	3.3 V	PWR	Digital supply voltage for I/O ring 2 (3.3 V)	52		



DocID027175 Rev 8

Symbol	I/O voltage	I/O	Description	STA8089FG
VINB	1.6 V - 4.3 V	PWR	Backup LDO input supply voltage (1.6 V to 4.3 V)	29
VINL1	1.8 V	PWR	LDO1 and ADC input supply voltage	31
VINL2	1.6 V - 4.3 V	PWR	LDO2 input supply voltage (1.6 V to 4.3 V)	13
VOB	1.0 V	PWR	LDO backup output voltage (1.0 V)	21
VOL1	1.1 V	PWR	LDO1 output voltage (1.1 V, it can be also configured to 1.2 V)	30
VOL2	1.2 V	PWR	LDO2 output voltage (1.2 V)	12
GND	GND	GND	Ground	EP
GND_LNA	GND	GND	Ground	10

 Table 1. Power supply pins (continued)

# 2.4 Main function pins

Symbol	I/O voltage	I/O	Description	STA8089FG			
ADC_IN1	1.4 V – 0 V typ range	Ι	ADC Analog input [1]	32			
ADC_IN2	1.4 V – 0 V typ range	Ι	ADC Analog input [2]	33			
RSTn	1.0 V	I	Reset Input with Schmitt-Trigger characteristics and noise filter.	25			
RTC_XTI	1.0 V (max)	I	Input of the 32 KHz oscillator amplifier circuit and input of the internal real time clock circuit.	27			
RTC_XTO	1.0 V (max)	0	Output of the oscillator amplifier circuit.	28			
STDBY_OUT	1.0 V	0	When low, indicates the chip is in Standby mode	23			
STDBYn	1.0 V	I	When low, the chip is forced in Standby Mode - All pins in high impedance except the ones powered by Backup supply	24			
WAKEUP	1.0 V	I	WAKEUP from STANDBY mode	26			

Table 2. Main function pins

# 2.5 Test/emulated dedicated pins

Table 3. Test/emulated dedicated pins

Symbol	I/O voltage	I/O	Description	STA8089FG
TCK	VDDIO_R2	I	JTAG Test Clock	56
TDI	VDDIO_R2	I	JTAG Test Data In	53
TDO	VDDIO_R2	0	JTAG Test Data Out	50
TMS	VDDIO_R2	I	JTAG Test Mode Select	2
TRSTn	VDDIO_R2	I	JTAG Test Circuit Reset	3



Symbol	I/O voltage	I/O Description		STA8089FG				
TP_IF_N	1.2 V	0	Diff.Test Point for IF - Neg.	6				
TP_IF_P	1.2 V	0	Diff.Test Point for IF - Pos.	5				

Table 3. Test/emulated dedicated pins (continued)

# 2.6 Communication interface pins

Symbol	I/O voltage	I/O	Alternative function	Function	Description	STA8089FG
CAN0 RX <sup>(1)</sup>		I	AF0 (default)	CAN0_RX <sup>(1)</sup>	CAN0 receive data input	
	VDDIO R2	Ι	AF1	UART0_RX	UART0 Rx data	54
	VDDIO_R2	I/O	AF2	T <sub>SENSE</sub>	External temperature capture port	- 54
		I/O	AF3	I2C_SD	I2C serial data	
		0	AF0 (default)	CAN0_TX <sup>(1)</sup>	CAN0 transmit data output	
CAN0_TX <sup>(1)</sup>	VDDIO_R2	0	AF1	UART0_TX	UART0 Tx data	51
		I/O	AF2	GPIO7	General purpose I/O #7	
		0	AF3	I2C_CLK	I2C clock	
	VDDIO_R2	I/O	AF0	I2C_SD	I2C serial data	55
		I/O	AF1	GPIO9	General purpose I/O #9	
CAN1_RX <sup>(1)</sup>		I	AF2 (default)	CAN1_RX <sup>(1)</sup>	CAN1 receive data input	
		I/O	AF3	SPI_CSN	SPI chip select active low	
		0	AF0	I2C_CLK	I2C clock	
	VDDIO_R2	I/O	AF1	GPI08	General purpose I/O #8	
CAN1_TX <sup>(1)</sup>		0	AF2 (default)	CAN1_TX <sup>(1)</sup>	CAN1 transmit data output	1
		0	AF3	SPI_CLK	SPI clock	
		0	AF0 (default)	SPI_CLK	SPI clock	
SPI_CLK	VDDIO_R1	I/O	AF1	GPIO25	General purpose I/O #25	41
		0	AF2	SQI_CLK	SQI Flash clock	
		0	AF3	Reserved	_	

 Table 4. Communication interface pins



Symbol	I/O voltage	I/O	Alternative function	Function	Description	STA8089FG		
SPI_CSN		0	AF0 (default)	SPI_CSN	SPI chip select active low / IO_Power Sel Ring 1			
	VDDIO_R1	I/O	AF1	GPIO24	General purpose I/O #24	40		
		I/O	AF2	SQI_CEN	SQI Flash chip enable			
		I/O	AF3	Reserved	—			
		I	AF0 (default)	SPI_DI	SPI serial data input / BOOT2			
SPI_DI	VDDIO_R1	I/O	AF1	T <sub>SENSE</sub>	External temperature capture port	42		
		I/O	AF2	SQI_SIO0/SI	SQI Flash data IO 0 / ser. I			
		I/O	AF3	Reserved	—			
		0	AF0 (default)	SPI_DO	SPI serial data output			
SPI_DO	VDDIO_R1	I/O	AF1	GPIO27	General purpose I/O #27	43		
	_	I/O	AF2	SQI_SIO1/SO	SQI Flash data IO 1 / ser. O			
		I/O	AF3	Reserved	—			
	VDDIO_R1	I	AF0 (default)	UART0_RX	UART0 Rx data			
		0	AF1	SPI_DO	SPI serial data output	- 38		
UART0_RX				I/O	AF2	SQI_SIO2	SQI Flash data IO 2	- 30
		I	AF3	Timer_ICAPA	Extended Function Timer - Input Capture_A			
	VDDIO_R1			0	AF0 (default)	UART0_TX	UART0 Tx data / BOOT1	
UART0 TX		I	AF1	SPI_DI	SPI serial data input	- 39		
UARIU_IX		I/O	AF2	SQI_SIO3	SQI Flash data IO 3	- 39		
			0	AF3	Timer_OCMPA	Extended Function Timer – Output Compare A		
		I	AF0 (default)	UART2_RX	UART2 Rx data			
UART2_RX	VDDIO_R1	I/O	AF1	GPIO28	General purpose I/O #28	36		
		I/O	AF2	I2C_SD	I2C serial data			
		I/O	AF3	Reserved	-			
		0	AF0 (default)	UART2_TX	UART2 Tx data / BOOT0			
UART2_TX		R1 I/O AF1 GPIO29 General purpo	General purpose I/O #29	37				
	_	0	AF2	I2C_CLK	I2C clock			
		I/O	AF3	Reserved	_			

Table 4. Communication interface pins (continued)



Table 4. Communication interface pins (continued)								
Symbol	I/O voltage	I/O	Alternative function	Function	Description	STA8089FG		
		USB	AF0	USB_DM	USB D- signal			
USB_DM	VDDIO_R2	I	AF1 (default)	UART1_RX	UART1 Rx data	49		
		I	AF2	CAN1_RX <sup>(1)</sup>	CAN1 receive data input			
		I/O	AF3	I2C_SD	I2C serial data			
		USB	AF0	USB_DP	USB D+ signal			
USB_DP	VDDIO R2	0	AF1 (default)	UART1_TX	UART1 Tx data	48		
		0	AF2	CAN1_TX <sup>(1)</sup>	CAN1 transmit data output			
		0	AF3	I2C_CLK	I2C clock			

Table 4. Communication interface pins (continued)

1. Only for STA8089FGB and STA8089FGBD.

# 2.7 General purpose pins

Symbol	I/O voltage	I/O	Alternative function	Function	Description	STA8089FG		
	I/O	I/O	AF0 (default)	GPIO1	General purpose I/O #1 / BOOT3			
GPIO1		I/O	AF1	Reserved	—	35		
GFIOT	GPIO1 VDDIO_R1		AF2	PPS_OUT	Pulse per second output	55		
		I/O	AF3	T <sub>SENSE</sub>	External temperature capture port			

#### Table 5. General purpose pins

# 2.8 **RF front-end pins**

#### Table 6. RF front-end pins

Symbol	I/O voltage	I/O	Description	STA8089FG
LNA_IN	1.2 V	I	Low Noise Amplifier Input	9
XTAL_IN	1.2 V	I	Input Side of Crystal Oscillator or TCXO Input	19
XTAL_OUT	1.2 V	0	Output Side of Crystal Oscillator	20



# **3** General description

### 3.1 **RF front end**

The RF front-end is able to down-convert both the GPS-Galileo signal from 1575.42 MHz to 4.092 MHz (4 Fo, being F0 = 1.023 MHz), the GLONASS signal from 1601.718 MHz to 8.57 MHz and the BeiDou signal from 1561.098 MHz to 10.23 MHz.

It embeds high performance LNA minimizing external component count and two LDOs to supply the internal core facilitating requirements for external power supply. A three bits ADC converts the IF signals to sign (SIGN) and magnitude (MAG0 and MAG1). They can be sampled or not by SPI. The magnitude bits are internally integrated in order to control the variable gain amplifiers. The VGA gain can be also set by the SPI interface.

The RF tuner accepts a wide range of reference clocks (10 to 52 MHz) and can generate 64 Fo sampling clock for the baseband and 192 Fo clock for MCU subsystem.

# 3.2 GPS/Galileo/GLONASS/BeiDou Base Band (G3BB+) processor

STA8089FG integrates G3BB+ proprietary IP, which is the ST last generation highsensitivity Baseband processor fully compliant with GPS, Galileo, GLONASS and BeiDou systems.

The baseband receives, from the embedded RF Front-End, two separate IF signals coded in sign-magnitude digital format on 3 bits and the related clocks. The Galileo/GPS (GALGPS) and GLONASS/BeiDou (GNSCOM) signals at the base band inputs are centered on 4.092 MHz, 8.57 MHz and 10.23 MHz.

The baseband processes the two IF signals performing data codification, sample rate conversion and final frequency conversion to zero IF before acquisition and tracking correlations.

The baseband processor has the capability of acquiring and tracking the Galileo, GPS, GLONASS and BeiDou signals in a simultaneous or single way, or a combination of three, being GLONASS and BeiDou mutually exclusive. The number of tracking channels to be used is programmable; the not used tracking channels can be powered down.

A complete multi-OS software library is provided by ST to handle GPS processing, managing satellite acquisition, tracking, pseudo-range calculation and positioning, generating the output in the standard NMEA message format or in a ST binary format. The library includes support of ST self-trained assisted GPS (ST-AGPS), a complete and scalable solution for assisting GPS start-up with autonomous and server-based ephemeris prediction and extension.

# 3.3 MCU Subsystem

The implemented sub-system includes an AHB Lite bus matrix.

An ARM946 core is embedded in the sub-system and masters the AHB bus. The totally available TCM SRAM is 256 KB. The amount of memory on ITCM and DTCM can be



configured by the ARM946 (see *Table 7: TCM Configuration*). ITCM can be configured as Ni x 16 KB; DTCM can be configured as  $128 + Nd \times 16 KB$ , where Ni + Nd = 8, Ni  $\ge$  1.

TCMcfg [2]	TCMcfg [1]	TCMcfg [0]	ITCM	DTCM
0	0	0	16 KB	240 KB
0	0	1	32 KB	224 KB
0	1	0	48 KB	208 KB
0	1	1	64 KB	192 KB
1	0	0	80 KB	176 KB
1	0	1	96 KB	160 KB
1	1	0	112 KB	144 KB
1	1	1	128 KB	128 KB

Table	7.	тсм	Configuration	1
TUDIC		1011	ooninguration	

#### 3.3.1 AHB slaves

- G3 APB port that allows to interface with the G3BB acquisition memory and control registers.
- 512 Kbytes ROM
- Vectored Interrupt Controller (VIC).
- SQI flash memory controller
- 3 x ARM946 APB peripheral bus (APB1, APB2, APB3).

#### Vectored Interrupt Controller (VIC)

This Vectored Interrupt Controller (VIC) allows the operative system interrupt handler to quickly dispatch interrupt service routines in response to peripheral interrupts. It provides a software interface to the interrupt system. There are up to 64 interrupt lines. The VIC uses a bit position for each different interrupt source.

The software can control each request line to generate software interrupts. Each interrupt line can be independently enabled and configured to trigger a non-vectored Normal Interrupt Request (IRQ) or Fast Interrupt Request (FIQ) to the ARM946 CPU. Sixteen interrupt lines can also be selected to trigger a vectored IRQ.

The VIC has two operation modes: the user mode and the privilege mode, in order to have the possibility to set (or not) one level of protection during execution.

#### FS USB device controller

Full speed USB device with transceiver. It is an AHB slave. When active requires a 48 MHz clock XTAL\_IN.



### 3.4 APB peripherals

#### 3.4.1 CAN

The 2 CAN<sup>(a)</sup> cores perform communication according to the CAN protocol version 2.0 part A and B. The bit rate can be programmed to values up to 1 MBit/s. For the connection to the physical layer, additional transceiver hardware is required.

CAN consists of the CAN core, message RAM, message handler, control registers and module. For communication on a CAN network, individual message objects are configured. The message objects and identifier masks for acceptance filtering of received messages are stored in the message RAM. All functions concerning the handling of messages are implemented in the message handler. These functions include acceptance filtering, the transfer of messages between the CAN core and the message RAM, and the handling of transmission requests as well as the generation of the module interrupt.

The register set of the CAN can be accessed directly by the CPU through the module interface. These registers are used to control/configure the CAN core and the message handler and to access the message RAM.

#### **CAN** features

- Supports CAN protocol version 2.0 part A and B
- Bit rates up to 1 MBit/s
- Each message object has its own identifier mask
- Maskable interrupt
- Disabled automatic re-transmission mode for time triggered CAN applications
- Programmable loop-back mode for self-test operation
- Two 16-bit module interfaces to the AMBA APB bus from ARM

#### 3.4.2 SSP

The SSP is a master interface for synchronous serial communication with peripheral devices that have Motorola SPI.

The SSP performs serial-to-parallel conversion on data received from a peripheral device on SPI\_DI pin, and parallel-to-serial conversion on data written by CPU for transmission on SPI\_DO pin. The transmit and receive paths are buffered with internal FIFO memories allowing up to 32 x 32-bit values to be stored independently in both transmit and receive modes. FIFOs may be burst-loaded or emptied by the system processor or DMA, from one to eight words per transfer. Each 32-bit word from the system fills one entry in FIFO.

The SSP includes a programmable bit rate clock divider and prescaler to generate the serial output clock SSPCLK from the on-chip clock. One combined interrupt is delivered, which is asserted from several internal maskable events.



a. Only for STA8089FGB and STA8089FGBD(see Figure 7: Ordering information scheme).

#### SSP features

The SSP has the following features:

- Parallel-to-serial conversion on data written to an internal 32-bit wide, 32-location deep
- transmit FIFO
- Serial-to-parallel conversion on received data, buffering it in a 32-bit wide, 32-location
- deep receive FIFO
- Programmable data frame size from 4 to 32 bits,
- Programmable clock bit rate and prescaler
- Programmable clock phase and polarity in SPI mode

#### 3.4.3 UART

The UARTx (x = 0|1|2) performs serial-to-parallel conversion on data asynchronously received from a peripheral device on UARTx\_RX pin, and parallel-to-serial conversion on data written by CPU for transmission on UARTx\_TX pin. The transmit and receive paths are buffered with internal FIFO memories allowing up to 64 data byte for transmission, and 64 data byte with 4-bit status (break, frame, parity, and overrun) for receive.

#### **UART** features

The UARTx (x = 0|1|2) are Universal Asynchronous Receiver/Transmitter that support much of the functionality of the industry-standard 16C650 UART. The main features are:

- Programmable baud rates up to UARTCLK / 16 (1.5 Mbps with UARTCLK at 24 MHz), or up to UARTCLK / 8 (3.0 Mbps with UARTCLK at 24 MHz), with fractional baud-rate generator
- 5, 6, 7 or 8 bits of data
- Even, odd, stick or no-parity bit generation and detection
- 1 or 2 stop bit generation
- Support of software flow control using programmable Xon/Xoff characters
- False start bit detection
- Line break generation and detection
- Separate 8-bit wide, 64-deep transmit FIFO and 12-bit wide, 64-deep receive FIFO
- Programmable FIFO disabling for 1-byte depth data path

These UARTs vary from industry-standard 16C650 on some minor points which are:

- Receive FIFO trigger levels
- The internal register map address space, and the bit function of each register differ
- The deltas of the modem status signals are not available
- 1.5 stop bits is not supported
- Independent receive clock feature is not supported

#### 3.4.4 Flash

The STA8089FG integrates 16Mbits of Flash Memory. This eliminates the need external Flash simplifying the routing associated to integrate a GPS receiver into a customer board.



DocID027175 Rev 8

### 3.4.5 MTU

The 2 Multi Timer Units provide access to eight interrupt generating programmable 32-bit Free-Running decrementing Counters (FRCs). The FRCs have their own clock input, allowing the counters to run from a much slower clock than the system clock.

The FRC is the part of the timer that performs the counting. There are four instantiations of the FRC block in each MTU, allowing eight counts to be performed in parallel. The 32-bit counter in the FRC is split up into two 16-bit counters.

### 3.4.6 WDT

Watchdog Timer (WDT) provides a way of recovering from software crashes. The watchdog clock is used to generate a regular interrupt (WDOGINT), depending on a programmed value.

The watchdog monitors the interrupt and asserts a reset signal (WDOGRES) if the interrupt remains unserviced for the entire programmed period. You can enable or disable the watchdog unit as required.

Note: Watchdog is stalled when the ARM processor is in Debug mode.

### 3.4.7 GPIO

The GPIO block provides twelve (12) programmable inputs or outputs. Each input or output can be controlled in two modes:

- software mode through an APB bus interface
- alternate mode, where GPIO becomes a peripheral input or output line

Any GPIO input can be independently enabled or disabled (masked) for interrupt generation. User can select for each GPIO which edge (rising, falling, both) will trigger an interrupt.

### 3.4.8 ADC

10 bit SAR ADC operating at 1.8 V analog supply. It can convert up to 2 single ended channels with analog input multiplexer at 500KSPS

### 3.4.9 RTC

This is an always-on power domain dedicated to RTC logic (backup system) with 32 Kbyte SRAM and supplied with a dedicated voltage regulator.

The RTC provides a high resolution clock which can be used for GPS. It keeps the time when the system is inactive and can be used to wake the system up when a programmed alarm time is reached. It has a clock trimming feature to compensate for the accuracy of the 32.768 kHz crystal and a secured time update.



#### **RTC** features

- 47-bit counter clocked by 32.768 kHz clock
- 32-bit for the integer part (seconds) and 15-bit for the fractional part
- The integer part and the fractional part are readable independently
- The counter, once enabled, can be stopped
- Integer part load register (32-bit)
- Fractional part load register (15-bit)
- Load bit to transfer the content of the entire load register (integer+fractional part) to the 47-bit counter. Once set by the MCU this bits is cleared by the hardware to signal to the MCU that the RTC has been updated.



# 4 Electrical characteristics

### 4.1 Parameter conditions

Unless otherwise specified, all voltages are referred to GND.

### 4.2 Minimum and maximum values

Unless otherwise specified the minimum and maximum values are guaranteed in the worst conditions of ambient temperature, supply voltage and frequencies by tests in production on 100% of the devices with an ambient temperature at  $T_A = 25^{\circ}C$ .

### 4.3 Typical values

Unless otherwise specified, typical data are based on  $T_A = 25^{\circ}C$ ,  $V_{ddio} = 1.8$  V,  $V_{dd} = 1.20$  V. They are given only as design guidelines and are not tested.

### 4.4 Typical curves

Unless otherwise specified, all typical curves are given only as design guidelines and are not tested.

### 4.5 Absolute maximum ratings

This product contains devices to protect the inputs against damage due to high static voltages, however it is advisable to take normal precautions to avoid application of any voltage higher than the specified maximum rated voltages.

Table 8 lists the absolute maximum rating for STA8089FG.

Symbol	Parameter	Min.	Max.	Unit
$V_{CC\_CHAIN}$	Analog supply voltage for RF chain (1.2 V)	-0.3	1.32	V
V <sub>CC_PLL</sub>	Analog supply voltage for PLL RF (1.2 V)	-0.3	1.32	V
$V_{CC_{RF}}$	Analog supply voltage for RF (1.2 V)	-0.3	1.32	V
V <sub>DDD</sub>	Power supply pins for the core logic	-0.3	1.32	V
V <sub>DD_SQI</sub>	Digital supply voltage for SQI	-0.3	1.95	V
V <sub>DDIO_R1</sub>	Digital supply voltage for I/O ring 1 (1.8 V or 3.3 V)	-0.3	3.63	V
V <sub>DDIO_R2</sub>	Digital supply voltage for I/O ring 2 (3.3 V)	-0.3	3.63	V
V <sub>INB</sub>	Backup LDO input supply voltage (1.6 V to 4.3 V)	-0.3	4.8	V
V <sub>INL1</sub>	LDO1 input supply voltage (1.8 V)	-0.3	1.98	V
V <sub>INL2</sub>	LDO2 input supply voltage (1.6 V to 4.3 V)	-0.3	4.8	V



Symbol	bol Parameter		Max.	Unit		
V <sub>ESD-HBM</sub>	Electrostatic discharge, human body model <sup>(1)</sup>	-2	2	kV		
V <sub>ESD-CDM</sub>	Electrostatic discharge, charge device model <sup>(2)</sup>	-250	250	V		

#### Table 8. Voltage characteristics (continued)

1. Pins sustaining only  $\pm 500$  V are: 12, 13, 21, 27, 28, 29, 30 and 31

2. Pin 9 (LNA\_IN) sustains only ±100 V.

Note: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Symbol	Parameter	Min.	Max.	Unit
T <sub>oper</sub>	Operative ambient temperature	-40	85	°C
Тj	Operative junction temperature	-40	125	°C
T <sub>st</sub>	Storage temperature	-55	150	°C
R <sub>j-amb</sub>	Thermal resistance junction to ambient <sup>(1)</sup>		24.4	°C/W

#### **Table 9. Thermal characteristics**

1. According to JEDEC specification on a 2 layers board.

#### Table 10. Frequency limits

Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit
F <sub>CLK</sub>	Operating ARM9 CPU frequency	V <sub>DDD</sub> = 1.2 V;	—	—	196	MHz
F <sub>AHB</sub>	AHB frequency	$T_{\rm C} = 85 \ {}^{\circ}{\rm C}^{(1)}$			49	MHz

1. Not tested in production.

Table 11. Power consumption

Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit
P <sub>RF</sub> RFIP power (total V <sub>INL2</sub> )	RFIP power (total V <sub>INL2</sub> )	G2 = GPS/Galileo; T <sub>amb</sub> = 25 °C; V <sub>INL2</sub> = 1.8 V	_	25	_	mW
		G2 + GLONASS; T <sub>amb</sub> = 25 °C; V <sub>INL2</sub> = 1.8 V		35	_	mW
	G2 + COMPASS; T <sub>amb</sub> = 25 °C; V <sub>INL2</sub> = 1.8 V	_	35	_	mW	
P <sub>MVR</sub> <sup>(1)</sup>	Switchable area power; (total V <sub>INL1</sub> )	$\begin{array}{l} f_{ARM} = 196 \text{ MHz};\\ f_{AHB} = 49 \text{ MHz};\\ T_{amb} = 25 \ ^{\circ}\text{C};\\ V_{INL1} = .8 \ V; \text{ UART active};\\ \text{other peripherals inactive} \end{array}$	_	90	_	mW



Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit
P <sub>LPVR</sub> <sup>(1)</sup>	Always ON area power (total V <sub>INB</sub> )	f <sub>ARM</sub> = 196 MHz; f <sub>AHB</sub> = 49 MHz; T <sub>amb</sub> = 25 °C; V <sub>INB</sub> = 3.3 V	_	1	_	mW
P <sub>IO</sub> <sup>(1)</sup>	IO rings power (total V <sub>DDIO_R1</sub> + V <sub>DDIO_R2</sub> )	$\begin{array}{l} f_{ARM} = 196 \text{ MHz};\\ f_{AHB} = 49 \text{ MHz};\\ T_{amb} = 25 \ ^{\circ}\text{C};\\ V_{INL1} = 1.8 \ V; \ UART\\ active; \ other \ peripherals\\ inactive\end{array}$		4	_	mW
I <sub>DStandby</sub>	Standby mode supply current	RTC running = 32.768 KHz;	_	29	_	μA
I <sub>DDeepStandby</sub>	Deep standby mode supply current <sup>(2)</sup>	$T_{amb} = 25 \text{ °C}; V_{INB} = 1.8 \text{ V}$		7	25	μA

Table 11. Power consumption (continued)

1. Not tested in production.

2. STDBY\_OUT pin not supported in deep standby.

# 4.6 Recommended DC operating conditions

Table 12 lists the functional recommended operating DC parameters for STA8089FG.

Symbol	Parameter	Min.	Тур.	Max.	Unit
$V_{CC\_CHAIN}$	Analog supply voltage for RF chain (1.2 V)	1.08	1.20	1.32	V
V <sub>CC_PLL</sub>	Analog supply voltage for PLL RF (1.2 V)	1.08	1.20	1.32	V
$V_{CC_{RF}}$	Analog supply voltage for RF (1.2 V)	1.08	1.20	1.32	V
V <sub>DD_SQI</sub>	Flash power supply	1.71	1.80	1.89	V
V <sub>DDD</sub>	Power supply pins for the core logic	1.00	1.10	1.32	V
V	Digital supply voltage for I/O ring 1 (1.8 V)	1.71	1.80	1.89	V
V <sub>DDIO_R1</sub>	Digital supply voltage for I/O ring 1 (3.3 V)	3.00	3.30	3.60	V
V <sub>DDIO_R2</sub>	Digital supply voltage for I/O ring 2 (3.3 V)	3.00	3.30	3.60	V
V <sub>INB</sub>	Backup LDO input supply voltage (1.6 V to 4.3 V)	1.60		4.30	V
V <sub>INL1</sub>	LDO1 input supply voltage (1.8 V)	1.71		1.89	V
V <sub>INL2</sub>	LDO2 input supply voltage (1.6 V to 4.3 V)	1.60		4.30	V
Т <sub>С</sub>	Operating case temperature	-40		85	°C

Table 12. Recommended DC operating conditions





# 4.7 DC characteristics

Table 13 specifies the LDO1 voltage regulator characteristics.

Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit	
	Output voltage (1.2V)	1.71 V ≤ V <sub>INL1</sub> ≤ 1.89 V; I <sub>OL1</sub> ≤ 70 mA	1.08	1.20	1.32	V	
V <sub>OL1</sub>	Output voltage (1.1V)	1.71 V ≤ V <sub>INL1</sub> ≤ 1.89 V; I <sub>OL1</sub> ≤ 70 mA	1	1.10	1.2	V	
I <sub>OL1</sub>	Output current		0	—	70	mA	

Table 13. LDO1 DC characteristics

Table 14 specifies the LDO2 voltage regulator characteristics.

Table 14. LDO2 DC characteristics

Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit
V <sub>OL2</sub>	Output voltage	1.6 V ≤ V <sub>INL2</sub> ≤ 4.3 V; I <sub>OL2</sub> ≤ 30 mA	1.08	1.20	1.32	V
I <sub>OL2</sub>	Output current		0	—	30	mA

Table 15 specifies the low voltage detection thresholds.

Parameter			Тур.	Max.	Unit
Input LVD always on	Upper voltage threshold	—	1.680	—	V
VR <sup>(1)</sup>	Lower voltage threshold	—	1.650	_	V
Output LVD always	Upper voltage threshold	_	0.995	_	V
on VR <sup>(1)</sup>	Lower voltage threshold	_	0.935	_	V
	Upper voltage threshold @ $V_{OL1}$ = 1.2 V	_	1.142	_	V
Output LVD main	Lower voltage threshold @ $V_{OL1}$ = 1.2 V	_	1.076	_	V
VR <sup>(1)</sup>	Upper voltage threshold @ $V_{OL1}$ = 1.1 V	—	1.048	—	V
	Lower voltage threshold @ $V_{OL1}$ = 1.1 V	—	0.986	_	V

1. Not tested in production.

*Table 16* lists the DC characteristics for all the IO digital buffers except for the following input buffers: STBYn (24), STDBY\_OUT (23), WAKEUP (26) and RSTn (25).

#### Table 16. I/O buffers DC characteristics

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
	V <sub>DDIO</sub> = 1.8 V	-0.3	_	0.3 * V <sub>DDIO</sub>	V	
VIL.	V <sub>IL</sub> <sup>(1)</sup> Logical input low level voltage -	V <sub>DDIO</sub> = 3.3V	-0.3		0.8	V



	Parameter	Test		-		
Symbol		conditions	Min.	Тур.	Max.	Unit
V <sub>IH</sub> <sup>(1)</sup>	Logical input high level	V <sub>DDIO</sub> = 1.8 V	0.7 * V <sub>DDIO</sub>	_	$V_{DDIO}$ + 0.3	V
VIH' /	voltage	$V_{DDIO} = 3.3V$	2.0		$V_{DDIO}$ + 0.3	V
V <sub>HYST</sub> <sup>(2)</sup>	Schmitt-trigger hysteresis	-	50	_		mV
N.	Low level output voltage	V <sub>DDIO</sub> = 1.8 V		_	0.4	V
V <sub>OL</sub>		V <sub>DDIO</sub> = 3.3V		_	0.4	V
Varia	High level output voltage	V <sub>DDIO</sub> = 1.8 V	V <sub>DDIO</sub> - 0.4	_		V
V <sub>OH</sub>	High level output voltage	V <sub>DDIO</sub> = 3.3V	V <sub>DDIO</sub> - 0.4			V

 Table 16. I/O buffers DC characteristics (continued)

 $1. \ \ \, {\sf Excludes oscillator inputs RTC\_XTI and XTAL\_IN. Refer to oscillator electrical specifications.}$ 

2. Apply to all digital inputs unless specified otherwise.

*Table 17* lists the DC characteristics for the 1.0 V IO digital buffers input buffers: STBYn (24), STDBY\_OUT (23), WAKEUP (26) and RSTn (25).

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V <sub>IL</sub>	Logical input low level voltage	V <sub>OB</sub> = 1.0 V	-0.3		0.35 * V <sub>OB</sub>	V
V <sub>IH</sub>	Logical input high level voltage	V <sub>OB</sub> = 1.0 V	0.65 * V <sub>OB</sub>	_	V <sub>OB</sub> + 0.3	V
V <sub>OL</sub>	Low level output voltage	V <sub>OB</sub> = 1.0 V		_	0.2	V
V <sub>OH</sub>	High level output voltage	V <sub>OB</sub> = 1.0 V	V <sub>OB</sub> - 0.2	_		V

Table 17. 1.0 V I/O buffers DC characteristics

# 4.8 AC characteristics

### 4.8.1 RF electrical specifications

#### Table 18. RFACHAIN – GALGPS filter and VGA

Symbol	Parameter	Test conditions	Min	Тур	Max	Unit
S11 <sup>(1)</sup>	Input return loss	GPS band	—	-8		dB
f <sub>IF</sub>	IF frequency	PLL in default condition with 26Mhz as reference	_	4.045		MHz
NF	Noise figure	NF overall chain with AGC set at 0 dB	_	2 <sup>(1)</sup>		dB
C <sub>G</sub>	Conversion gain from	VGA at min gain	_	69		dB
UG	RF input to ADC input	VGA at max gain	_	119		dB
IP <sub>1dB</sub>	RF-IF-VGA input compression point	VGA min	_	-80		dBm
IRR	Image rejection ratio		_	20		dB



Symbol	Parameter	Test conditions	Min	Тур	Max	Unit
BW <sub>GPS</sub>	-3dB IF bandwidth	GPS mode	—	2.4		MHz
BW <sub>GAL</sub>		Galileo mode	_	4.8		MHz
ATT	Alias frequency rejection	F = 60 MHz (fs = 65.474 MHz)	_	30		dB
T <sub>gGPS</sub>	IF filter group delay	GPS mode	_		200 <sup>(1)</sup>	ns
T <sub>gGAL</sub>	variation	Galileo mode			30 <sup>(1)</sup>	ns

Table 18. RFACHAIN – GALGPS filter and VGA (continued)

1. Not tested in production.

Table 19. RFCHAIN - GLONASS/BeiDou Inter and VGA							
Symbol	Parameter	Test conditions	Min	Тур	Max	Unit	
S11 <sup>(1)</sup>	Input return loss	GLONASS band		-10		dB	
311.7	Input return loss	BeiDou band		-7		ив	
f <sub>IFGNS/BDU</sub>	IF frequency for GLONASS	PLL in default condition with 26 Mhz as	_	8.519		MHz	
	IF frequency for BeiDou	reference	—	10.277			
NF	Noise figure	NF overall chain with AGC set at 0 dB	_	2 <sup>(1)</sup>		dB	
C	Conversion gain from	VGA at min gain	_	68		dB	
C <sub>G</sub>	RF input to ADC input	VGA at max gain	—	118		dB	
IP <sub>1dB</sub>	RF-IF-VGA input compression point	VGA min	_	-80		dBm	
IRR	Image rejection ratio		_	25		dB	
BW <sub>GNS/BDU</sub>	-3dB IF bandwidth		_	10		MHz	
ATT	Alias frequency rejection	F = 53 MHz (fs = 65.474 MHz)	_	30		dB	
T <sub>gGNS/BDU</sub>	IF filter group delay variation				20 <sup>(1)</sup>	ns	

### Table 19. RFCHAIN – GLONASS/BeiDou filter and VGA

1. Not tested in production.

#### Table 20. Synthesizer

Symbol	Parameter	Min.	Тур.	Max.	Unit
F <sub>TCXO_XTAL</sub>	Input frequency for xtal amplifier <sup>(1)</sup>	10		52	MHz
R <sub>DIV</sub>	Reference divider range	1		63	
N <sub>DIV</sub>	Loop divider range	56		2047	
F <sub>LO</sub>	LO operating frequency		3142.656		MHz

1. That amplifier can be used also as a TCXO input buffer.



### 4.8.2 Oscillator electrical specifications

This device contains two oscillators:

- a 32.768 kHz oscillator/buffer for RTC circuit.
- an OSCI oscillator/buffer in the RF Front-End

When used in oscillator mode, each oscillator requires a specific crystal, with parameters that must be as close as possible to the following recommended values. When used in input buffer mode, an external clock source must be applied.

#### 32.768 kHz OSCI32 oscillator specifications

The 32.768 kHz OSCI32 oscillator is connected between RTC\_XTI (oscillator amplifier input) and RTC\_XTO (oscillator amplifier output). It also requires two external capacitors of 18  $pF^{(b)}$ , as shown on *Figure 4*.

OSCI32 is disabled by default and must be enabled by setting bit28-OSCI\_EN of PRCC\_BACKUP\_REG0 to have 32.768KHz oscillation when an XTAL pi-network is connected to RTC\_XTI/RTC\_XTO pins.

The recommended oscillator specifications are shown in Table 21:

Symbol	Parameter	Min.	Тур.	Max.	Unit
F <sub>SXTAL</sub>	Crystal frequency <sup>(1)</sup>	—	32.768	—	kHz
LM <sub>SXTAL</sub>	Motion inductance <sup>(1)</sup>	—	5	_	kH
CM <sub>SXTAL</sub>	Motional capacitance <sup>(1)</sup>	—	5.0	_	fF
CO <sub>SXTAL</sub>	Shunt capacitance <sup>(1)</sup>	—	1.3	—	pF
ESR	Resonance resistance <sup>(1)</sup>	—	—	80	kΩ
CL	External load capacitance <sup>(1)</sup>		18	_	pF

Table 21. Crysta	I recommended	specifications
------------------	---------------	----------------

1. Not tested in production.

The oscillator amplifier specifications are shown in the following table:

Table 22. Os	cillator am	plifier sp	ecifications
--------------	-------------	------------	--------------

Symbol	Parameter	Min.	Тур.	Max.	Unit
Τ <sub>S</sub>	Startup time <sup>(1)</sup>	—	0.3	0.6	S
DL	Drive level <sup>(1)</sup>		_	<0.1	μW
RLC	Required load capacitance <sup>(1)</sup>	_	12.5	_	pF
GM	Startup transconductance	22.5	33.6	-	µA/V

1. Not tested in production.

b. Using crystal with recommended characteristics as per Table 21.





Figure 4. 32.768 kHz crystal connection

To drive the 32.768 kHz crystal pins from an external clock source:

- Disable the oscillator (bit28-OSCI EN = 0b in PRCC BACKUP REG0 register). This . disables the internal inverter, thus reducing the power consumption to minimum.
- Drive the RTC XTI pin with a square signal or a sine wave.

Symbol	Parameter	Min.	Тур.	Max.	Unit
T <sub>JIT</sub> (cc)	Cycle-to-cycle jitter	-70	—	70	ps
T <sub>JIT</sub> (per)	Period jitter	-70	_	70	ps
	Variation	-500	_	500	ppm
T <sub>DUTY</sub>	Duty cycle	45	_	55	%

#### Table 23. Characteristics of external slow clock input

#### 4.8.3 **OSCI** oscillator specifications

The supported values of the embedded BOOT ROM are 16.368 MHz, 24.00 MHz, 26.00 MHz and 48.00 MHz.

The default values supported by the GNSS binary image is 26MHz and 48MHz, to enable USB peripheral the 48 MHz is mandatory.

#### 4.8.4 **ADC** specifications

This section gives the AC specification of the 10 bit Successive Approximation Register ADC embedded in STA8089FG device. It is controlled by the ARM9 MCU through a wrapper and an APB bridge as depicted in Figure 5 and it has a maximum conversion rate of 1MSPS with 8 muxed analog input channels capability. An internal voltage reference is used and analog/digital power supplies connections are implemented inside the device without any needs of dedicated external pins.



#### **Electrical characteristics**



#### Figure 5. SARADC connections

Symbol	Parameter	Min.	Тур.	Max.	Unit
V <sub>ADCIN</sub>	ADC_IN input range	V <sub>GND</sub> -0.3	—	V <sub>INL1</sub> +0.3	V
V <sub>ADCCR</sub>	Conversion range	V <sub>GND</sub>	_	V <sub>REF</sub>	V
$V_{REF}$	Voltage reference	1.35	1.4	1.45	V
C <sub>IN</sub>	Input capacitance <sup>(1)</sup>	5.5	7.0	8.5	pF
R <sub>IN</sub>	Input mux resistance (total equivalent sampling resistance) <sup>(2)</sup>	1.5	2.0	2.5	kΩ
F <sub>CLK</sub>	Clock frequency	2.5		15	MHz
δ <sub>CLK</sub>	Clock duty cycle	45	50	55	%
T <sub>SUP</sub>	Start up time <sup>(1)(3)</sup>	—	—	20	μs
Т <sub>С</sub>	Conversion time	_	14		cycles
Τ <sub>S</sub>	Sampling time	_	3		cycles
INL	Performance			< +/- 2	LSB
DNL	Fenomance			< +/- 2	LSB

#### Table 24. SARADC specifications

1. Not tested in production.

2. Pad input capacitance included.

3. From EN=1.



# 4.8.5 Flash specifications

This section gives the AC specification of the embedded Flash in STA8089FG device.

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
f <sub>C</sub>	Serial clock frequency	QPI mode - 4 read instructions			78	MHz
t <sub>SE</sub>	Sector erase cycle time		—	30	200	ms
t <sub>BE</sub>	Block erase cycle time		_	500	2000	ms
t <sub>CE</sub>	Chip erase time	Size = 16 Mb	_	8	20	s
t <sub>PP</sub>	Page program cycle time		_	0.9	3	ms



# 5 Package and packing information

# 5.1 ECOPACK<sup>®</sup> packages

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK<sup>®</sup> packages, depending on their level of environmental compliance. ECOPACK<sup>®</sup> specifications, grade definitions and product status are available at: <u>www.st.com</u>.

ECOPACK<sup>®</sup> is an ST trademark.

# 5.2 VFQFPN56 7 x 7 mm package information

Symbol	Min.	Typ.	Max		
Common dimensions					
A	0.80 0.85 0.90				
A1	0	0.01	0.05		
A2	0.60	0.65	0.70		
A3		0.20 REF			
b	0.15	0.20	0.25		
D		7.00 BSC			
D1		6.75 BSC			
D2	5.0	5.1	5.2		
E	7.00 BSC				
E1		6.75 BSC			
E2	5.0	5.1	5.2		
e	0.40 BSC				
θ	0°		12°		
L	0.30	0.40	0.50		
Ν	56				
Nd	14				
Ne	14				
Р	0.24	0.42	0.60		
Q	0.30	0.40	0.65		
R	0.13	0.17	0.23		

#### Table 26. VFQFPN56 package dimensions





Figure 6. VFQFPN56 7 x 7 mm package dimension



DocID027175 Rev 8

# 6 Ordering information



#### Figure 7. Ordering information scheme



# 7 Revision history

Date	Revision	Changes
21-Nov-2014	1	Initial release.
15-Apr-2015	2	Updated <i>Features</i> and <i>Description</i> Updated <i>Chapter 1: Overview</i> Updated <i>Table 5: General purpose pins</i> Updated <i>Section 3.4.3: UART</i> Updated <i>Section 4.7: DC characteristics, Section 4.8: AC</i> <i>characteristics</i> and <i>Section 4.8.3: OSCI oscillator specifications</i>
30-Jun-2015	3	<ul> <li>Table 1: Power supply pins:</li> <li>VDDD, VOL1: updated description</li> <li>Table 13: LDO1 DC characteristics:</li> <li>V<sub>OL1</sub>: set min and max values as TBD, removed condition for Output voltage at 1.0 V</li> <li>Table 14: LDO2 DC characteristics:</li> <li>V<sub>OL2</sub>: set min and max values as TBD</li> <li>Table 15: Low voltage detection thresholds:</li> <li>Output LVD main VR: removed condition for Output voltage at 1.0 V</li> </ul>
24-Nov-2015	4	<i>Table 8: Voltage characteristics</i> : – V <sub>ESD-HBM</sub> , V <sub>ESD-CDM</sub> : updated values
25-Nov-2015	5	Updated package data
01-Jun-2016	6	Updated <i>Features</i> list and <i>Description</i> Updated <i>Overview</i> Updated <i>Table 4: Communication interface pins</i> : – Note 1 Updated <i>Section 3.4.1: CAN</i> : – Note a Updated <i>Section Figure 7.: Ordering information scheme</i>
29-May-2017	7	<ul> <li>Updated:</li> <li><i>Table 9: Thermal characteristics on page 21</i> (R<sub>j-amb</sub> value);</li> <li><i>Table 11: Power consumption</i>: removed I<sub>DSLEEP</sub> and added I<sub>DStandby</sub> and I<sub>DDeepStandby</sub> parameters;</li> <li><i>Table 13: LDO1 DC characteristics</i> added Min and Max values of V<sub>OL1</sub> parameter;</li> <li><i>Table 14: LDO2 DC characteristics</i> added Min and Max values of V<sub>OL2</sub> parameter.</li> </ul>
27-Jul-2017	8	Updated: - <i>Table 11: Power consumption</i> : added in I <sub>DDeepStandby</sub> max value.

#### Table 27. Document revision history



#### IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2017 STMicroelectronics – All rights reserved

DocID027175 Rev 8

