

# **ST732**

## 300 mA, 28 V low-dropout voltage regulator, with 5 µA quiescent current



SOT23-5L

### **Features**

- Wide input voltage range : 2.5 V to 28 V
- Ultra-low quiescent current: typ. 5  $\mu A$  at no-load, 10  $\mu A$  max. across full temperature range
- Output voltage accuracy: ± 2%
- Output current up to 300 mA
- Fixed output voltage versions, starting from 1.2 V with 100 mV step
- Stable with low ESR capacitors (0.47 µF min.)
- Thermal shutdown protection
- Current limit protection
- -40 °C to +125 °C operating temperature range

## **Applications**

- Post regulation
- Electronic meters
- Smoke detectors / alarms
- Portable equipment
- Industrial applications

## **Description**

The ST732 is 300 mA LDO regulator, designed to be used in several medium voltage applications.

Ultra-low quiescent current of 5  $\mu A$  makes it suitable for applications permanently connected to power supply/battery.

This feature is also useful when electronic modules remain permanently turned on.

The ST732 embeds protection functions, such as: current limit, short-circuit and thermal shutdown. The extended input voltage range, very low drop voltage and low quiescent current features make it suitable also for low power after-market automotive and consumer applications.

Maturity status link ST732

# 1 Schematic diagram

57



## Figure 1. Block diagram

# 2 Pin configuration

## Figure 2. Pin connection (top view)



## Table 1. Pin description

Pin	Symbol	Function
1	GND	Ground
2	V <sub>IN</sub>	Input voltage
3	V <sub>OUT</sub>	Regulated output voltage
4, 5	NC	Not internally connected

# **3** Typical application



## Figure 3. Typical application circuit

## 4 Maximum ratings

Symbol	Parameter	Value	Unit
V <sub>IN</sub>	DC input voltage	-0.3 to 30	V
V <sub>OUT</sub>	DC output voltage	-0.3 to 14	V
I <sub>OUT</sub>	Output current	Internally limited	mA
PD	Power dissipation	Internally limited	mW
T <sub>ST</sub>	Storage temperature range	-65 to 150	°C
T <sub>OP</sub>	Operating temperature range	-40 to 125	°C

#### Table 2. Absolute maximum ratings

Note:

Absolute maximum ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is not implied. All values are referred to GND.

#### Table 3. Thermal data

Symbol	Parameter	Value	Unit
R <sub>thJA</sub>	Thermal resistance junction-ambient	190	°C/W
R <sub>thJC</sub>	Thermal resistance junction-case	75	°C/W

Note:

*R*<sub>thJA</sub> based on 4-layer (2S2P) JEDEC test board constructed based on JESD 51-7 specification.

#### Table 4. Electro static discharge

Symbol	Parameter	Value	Unit
HBM	Human body model	±2	kV
CDM	Charged device model	±500	V

## 5 Electrical characteristics

 $T_A = T_J = -40$  °C to +125 °C, typical values refer to  $T_A = +25$  °C,  $V_{IN} = V_{OUT} + 1$  V,  $I_{OUT} = 10$  mA,  $C_{IN} = 0.1 \mu$ F,  $C_{OUT} = 0.47 \mu$ F, unless otherwise specified (see note).

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit	
V <sub>IN</sub>	Operating input voltage		2.5		28	V	
V		T <sub>J</sub> = 25 °C	-1		+1	%	
V <sub>OUT</sub>	Output voltage accuracy	-40 °C < T <sub>J</sub> < +125 °C	-3		+3	%	
ΔV <sub>OUT</sub>	Static line regulation	$V_{IN} = V_{OUT(NOM)} + 1 V to 28 V$		0.01	0.05	%/V	
ΔV <sub>OUT</sub>	Static load regulation	I <sub>OUT</sub> = 1 mA to 300 mA <sup>(1)</sup>		0.0001		%/mA	
V <sub>DROP</sub>	Dropout veltage	I <sub>OUT</sub> = 100 mA, V <sub>IN</sub> = V <sub>OUT(NOM)</sub> - 0.1 V		200	350	mV	
V DROP	Dropout voltage	I <sub>OUT</sub> = 300 mA, V <sub>IN</sub> = V <sub>OUT(NOM)</sub> - 0.1 V		600	1200	mV	
1.	Quiescent current	I <sub>OUT</sub> = 0 mA		5	10	μA	
Ι <sub>Q</sub>		I <sub>OUT</sub> = 300 mA		120	200		
e <sub>N</sub>	Output noise voltage (2)	f = 10 Hz to 100 kHz, I <sub>OUT</sub> = 10 mA C <sub>OUT</sub> = 1 $\mu$ F		70		µV <sub>RMS</sub> /V <sub>OU</sub>	
	Supply voltage rejection <sup>(2)</sup>	V <sub>IN</sub> = V <sub>OUT(NOM)</sub> + 1 V +/- V <sub>RIPPLE</sub> V <sub>RIPPLE</sub> = 0.5 V, f = 120 Hz, V <sub>OUT(NOM)</sub> = 5 V		75			
SVR		$V_{IN} = V_{OUT(NOM)} + 1 V+/-V_{RIPPLE}$ $V_{RIPPLE} = 0.5 V, f = 1 kHz, V_{OUT(NOM)} = 5 V$		75		dB	
		$V_{IN} = V_{OUT(NOM)} + 1 V +/-V_{RIPPLE}$ $V_{RIPPLE} = 0.5 V, f = 10 kHz, V_{OUT(NOM)} = 5 V$		42			
		V <sub>IN</sub> = V <sub>OUT(NOM)</sub> + 1 V +/-V <sub>RIPPLE</sub> V <sub>RIPPLE</sub> = 0.5 V, f = 100 Hz, V <sub>OUT(NOM)</sub> = 5 V		35			
I <sub>SC</sub>	Short-circuit current (3)	R <sub>L</sub> = 0		450		mA	
Taura	Thermal shutdown (2)			160		°C	
T <sub>SHDN</sub>	Hysteresis (2)			20		U	

#### **Table 5. Electrical characteristics**

1. The device is able to properly regulate the output voltage with no load.

2. Guaranteed by design, not tested in production.

3. The current limit is a function of (V<sub>IN</sub>-V<sub>OUT</sub>) differential during operation. Maximum available current is limited. Refer to Section 6.3 Protection features for more information.

Note:

Values in full temperature range are guaranteed by design and/or characterization tested at  $T_A = T_J$ . Low duty-cycle pulse techniques are used.

## 6 Application information

## 6.1 External capacitors

The ST732 voltage regulator requires external capacitors to ensure the control loop stability. These capacitors must be selected to meet the requirements of minimum capacitance and equivalent series resistance defined in the following chapters. Input and output capacitors should be located as close as possible to the relevant pins.

#### Input capacitor

An input capacitor, whose minimum value is 0.1  $\mu$ F, must be placed as close as possible to the input in of the device and returned to a clean analog ground. A good quality, low-ESR ceramic capacitor is suggested. It helps to ensure stability of the control loop, reduces the effects of inductive sources and improves ripple rejection. Values, which are higher than 0.1  $\mu$ F, are suggested in case of fast load transients in the application. There is no maximum limit to the output capacitance.

#### **Output capacitor**

The ST732 requires a capacitor connected on its output, to keep the control loop stable and reduce the risk of ringing and oscillations. The control loop is designed to be stable with any good quality ceramic capacitor (such as X5R/X7R types) with a minimum value of 0.47  $\mu$ F and equivalent series resistance in the [5 – 500 m $\Omega$ ] range.

It is important to highlight that the output capacitor must maintain its capacitance and ESR in the stable region over the full operating temperature, load and input voltage ranges, to assure stability. Therefore, capacitance and ESR variations must be taken into account in the design phase to ensure the device works in the expected stability region.

There is no maximum limit to the output capacitance, provided that the above conditions are satisfied.

## 6.2 Power dissipation

A proper PCB design is recommended, to ensure that the device internal junction temperature is kept below 125 °C, in all operating conditions. The thermal energy, generated by the device, flows from the die surface to the PCB copper area through the package leads. The PCB copper area acts as a heat sink. The footprint copper pads should be as wider as possible to spread and dissipate heat to the surrounding environment. Thermal micro-vias to the inner or backside copper layers improve the overall thermal performance of the device. The power dissipation of the LDO depends on the input voltage, output voltage and output current, and is given by:

$$P_D = (V_{IN} - V_{OUT}) I_{OUT} \tag{1}$$

The junction temperature of the device is:

$$T_{J\_MAX} = T_A + R_{thJA} \times P_D \tag{2}$$

where:  $T_{J\_MAX}$  is the maximum junction of the die, 125 °C;  $T_A$  is the ambient temperature;  $R_{thJA}$  is the thermal resistance junction-to-ambient.

With the above equation it is possible to calculate the allowable maximum power dissipation, therefore the maximum load current for a certain voltage drop. Appropriate de-rating of the operating condition can be applied accordingly.

## 6.3 Protection features

### Current limit

Due to the wide input voltage range, high power dissipation could occur in case of damaged/shorted load. For this reason the ST732 embeds an SOA protection-current limit circuit, which acts in case of overload or short-circuit on the output, clamping the load current to a safe value.

The current limit value on purpose depends on the voltage drop ( $V_{IN} - V_{OUT}$ ), so that the maximum dissipated power is always kept under control.

The non-constant current limit characteristic shown in Figure 15. Current limit vs. temperature should be taken into account to calculate the maximum load current the device can supply for a certain dropout voltage.

Normal operation is restored if the overload disappears, but prolonged operation in current limit may lead to high power dissipation inside the LDO and subsequently to thermal shutdown.

#### **Thermal protection**

An internal thermal feedback loop disables the output voltage if the die temperature reaches approximately 160 °C. This feature protects the device from excessive temperature that could lead to permanent damage to the LDO.

Once the thermal protection is triggered and the device is shut down, normal operation is automatically recovered if the die temperature falls below 140 °C (thermal protection hysteresis of 20 °C typically).

Continuous operation above the maximum ratings may lead to permanent damage to the device.

In case of operations with strongly inductive loads, undershoots on the output may happen. If those negative spikes overcome the absolute maximum ratings of the device, permanent damage may occur. A Schottky diode connected in parallel to the output port reduces the risk of damages in such operating cases.

# 7 Typical performance characteristics











Figure 11. Load regulation vs. temperature





10

5

15

Input voltage [V]

20

25

30



 $V_{\rm IN}$  = 2.5 V,  $V_{\rm OUT}$  = 1.2 V,  $I_{\rm OUT}$  = 10 mA to 300 mA



2

0

0

























## 8 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions and product status are available at: www.st.com. ECOPACK is an ST trademark.

## 8.1 SOT23-5L package information



Figure 22. SOT23-5L package outline

7049676

### Table 6. SOT23-5L package mechanical data

Dimension		mm	
Dimension	Min.	Тур.	Max.
A	0.90		1.45
A1	0		0.15
A2	0.90		1.30
b	0.30		0.50
C	0.09		0.20
D		2.95	
E		1.60	
e		0.95	
Н		2.80	
L	0.30		0.60
θ	0		10

### Figure 23. SOT23-5L recommended footprint



Note: Dimensions are in mm

## 8.2 Packing information

### Figure 24. SOT23-5L tape and reel drawing



Dimension		mm	
Dimension	Min.	Тур.	Max.
A			180
C	12.8	13.0	13.2
D	20.2		
Ν	60		
Т			14.4
Ao		3.15	
Во		3.2	
Ко		1.4	
Ро	3.9	4.0	4.1
Р	3.9	4.0	4.1
W	7.9	8	8.3

## Table 7. SOT23-5L tape and reel mechanical data

# 9 Ordering information

## Table 8. Order code

Order code	Output voltage	Marking
ST732M28R	2.8 V	228
ST732M30R	3.0 V	230
ST732M33R	3.3 V	233
ST732M36R	3.6 V	236
ST732M50R	5.0 V	250

Note:

57

Other voltage options available on request.

## **Revision history**

## Table 9. Document revision history

Date	Revision	Changes
03-May-2018	1	Initial release.
16-Jun-2020	2	Updated Order code.
22-04-2021	3	Added new order code in Table 8

## Contents

1	Sche	ematic diagram	2	
2	Pin o	configuration	3	
3	Турі	cal application	4	
4	Maximum ratings			
5	Elec	trical characteristics	6	
6	App	lication information	7	
	6.1	External capacitors	7	
	6.2	Power dissipation	7	
	6.3	Protection features	7	
7	Турі	cal performance characteristics	9	
8	Pack	age information	13	
	8.1	SOT23-5L package information	. 13	
	8.2	Packing information	14	
9	Orde	ering information	16	
Rev	ision	history	17	

## List of tables

Table 1.	Pin description	6
Table 2.	Absolute maximum ratings	i
Table 3.	Thermal data	)
Table 4.	Electro static discharge	,
Table 5.	Electrical characteristics	i
Table 6.	SOT23-5L package mechanical data	6
Table 7.	SOT23-5L tape and reel mechanical data 15	,
Table 8.	Order code	i
Table 9.	Document revision history	'

# List of figures

Figure 1.	Block diagram	2
Figure 2.	Pin connection (top view)	3
Figure 3.	Typical application circuit	4
Figure 4.	Output voltage vs. temperature (I <sub>OUT</sub> = 0 mA).	9
Figure 5.	Output voltage vs. temperature (I <sub>OUT</sub> = 10 mA)	9
Figure 6.	Output voltage vs. temperature (I <sub>OUT</sub> = 150 mA)	9
Figure 7.	Output voltage vs. temperature (I <sub>OUT</sub> = 300 mA)	9
Figure 8.	Output voltage vs. load current	10
Figure 9.	Dropout voltage vs. temperature	10
Figure 10.	Line regulation vs. temperature.	10
Figure 11.	Load regulation vs. temperature	10
Figure 12.	Quiescent current vs. input voltage (I <sub>OUT</sub> = 0 mA)	10
Figure 13.	Quiescent current vs. temperature (I <sub>OUT</sub> = 0 mA)	10
Figure 14.	Quiescent current vs. temperature (I <sub>OUT</sub> = 300 mA).	11
Figure 15.	Current limit vs. temperature	11
Figure 16.	Short-circuit current vs. dropout voltage	11
Figure 17.	PSRR vs. frequency	11
Figure 18.	Output noise spectrum.	11
Figure 19.	Start-up transient	11
Figure 20.	Line transient	12
Figure 21.	Load transient	12
Figure 22.	SOT23-5L package outline	13
Figure 23.	SOT23-5L recommended footprint	14
Figure 24.	SOT23-5L tape and reel drawing	14

#### IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, please refer to www.st.com/trademarks. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2021 STMicroelectronics - All rights reserved