SLLS003E - OCTOBER 1985 - REVISED JUNE 1998

- Meets or Exceeds the Requirements of TIA/EIA-422-B, TIA/EIA-485-A, and ITU Recommendation V.11
- Bus Voltage Range . . . –7 V to 12 V
- Positive- and Negative-Current Limiting
- Driver Output Capability . . . 60 mA Max
- Driver Thermal-Shutdown Protection
- Receiver Input Impedance . . . 12 k Ω Min
- Receiver Input Sensitivity . . . ±200 mV
- Receiver Input Hysteresis . . . 50 mV Typ
- Operates From Single 5-V Supply
- Low Power Requirements

description

The SN75179B is a differential driver and receiver pair designed for balanced transmission-line applications and meets TIA/EIA-422-B, TIA/EIA-485-A, and ITU Recommendation V.11. It is designed to improve the performance of full-duplex data communications over long bus lines.

The SN75179B driver output provides limiting for both positive and negative currents. The receiver features high input impedance, input hysteresis for increased noise immunity, and input sensitivity of ± 200 mV over a common-mode input voltage range of -7 V to 12 V. The driver provides thermal shutdown for protection from line fault conditions. Thermal shutdown is designed to occur at a junction temperature of approximately 150°C. The SN75179B is designed to drive current loads of up to 60 mA maximum.

The SN75179B is characterized for operation from 0°C to 70°C.

Function Tables

DRIVER

INPUT	OUTPUTS			
D	Y	Z		
Н	Н	L		
L	L	н		

RECEIVER	
DIFFERENTIAL INPUTS A – B	OUTPUT R
$V_{ID} \ge 0.2 V$	Н
$-0.2 \text{ V} < \text{V}_{\text{ID}} < 0.2 \text{ V}$?
$V_{ID} \leq -0.2 V$	L
Open	?

H = high level, L = low level, ? = indeterminate



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1998, Texas Instruments Incorporated



SLLS003E - OCTOBER 1985 - REVISED JUNE 1998

logic symbol[†]



⁺ This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

schematics of inputs and outputs

logic diagram (positive logic)







SLLS003E - OCTOBER 1985 - REVISED JUNE 1998

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage, V _{CC} (see Note 1)	
Voltage range at any bus terminal	–10 V to 15 V
Differential input voltage, VID (see Note 2)	±25 V
Package thermal impedance, θ_{JA} (see Note 3): D package	197°C/W
P package	104°C/W
Storage temperature range, T _{sto}	−65°C to 150°C
Storage temperature range, T _{stg} Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	260°C

⁺ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. All voltage values, except differential input voltage, are with respect to network ground terminal.

2. Differential input voltage is measured at the noninverting input with respect to the corresponding inverting input.

3. The package thermal impedance is calculated in accordance with JESD 51, except for through-hole packages, which use a trace length of zero.

recommended operating conditions

		MIN	NOM	MAX	UNIT
Supply voltage, V _{CC}		4.75	5	5.25	V
High-level input voltage, VIH	Driver	2			V
Low-level input voltage, VIL	Driver			0.8	V
Common-mode input voltage, V _{IC}		-7‡		12	V
Differential input voltage, VID				±12	V
-	Driver			-60	mA
	Receiver			-400	μA
	Driver			60	A
v-level output current, I _{OL}	Receiver			8	mA
Operating free-air temperature, TA		0		70	°C

[‡] The algebraic convention, where the less positive (more negative) limit is designated minimum, is used in this data sheet for common-mode input voltage and threshold voltage.



SLLS003E - OCTOBER 1985 - REVISED JUNE 1998

DRIVER SECTION

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CO	ONDITIONS	MIN	TYP [†]	MAX	UNIT
VIK	Input clamp voltage	l _l = -18 mA				-1.5	V
VO	Output voltage	IO = 0		0		6	V
V _{OD1}	Differential output voltage	IO = 0		1.5		6	V
VOD2	Differential output voltage	R _L = 100 Ω,	See Figure 1	1/2VOD1 or 2‡			V
		R _L = 54 Ω,	See Figure 1	1.5	2.5	5	V
VOD3	Differential output voltage	See Note 4		1.5		5	V
∆ V _{OD}	Change in magnitude of common-mode output voltage§					±0.2	V
Voc	Common-mode output voltage	$R_L = 54 \Omega$ or 100 Ω,	See Figure 1			3 -1	V
∆ V _{OC}	Change in magnitude of common-mode output voltage§					±0.2	V
lO	Output current	$V_{CC} = 0,$	$V_{O} = -7 V$ to 12 V			±100	μΑ
Ιн	High-level input current	V _I = 2.4 V				20	μΑ
١ _{IL}	Low-level input current	V _I = 0.4 V				-200	μΑ
1	Chart aireuit autout aurrant	$V_{O} = -7 V$				-250	A
los	Short-circuit output current	$V_{O} = V_{CC} \text{ or } 12 \text{ V}$				250	mA
ICC	Supply current (total package)	No load			57	70	mA

[†] All typical values are at V_{CC} = 5 V and T_A = 25°C.

 \ddagger The minimum V_{OD2} with 100- Ω load is either 1/2 V_{OD2} or 2 V, whichever is greater.

 $\Delta |V_{OD}|$ and $\Delta |V_{OC}|$ are the changes in magnitude of V_{OD} and V_{OC} , respectively, that occur when the input changes from a high level to a low level.

NOTE 4: See TIA/EIA-485-A, Figure 3.5, Test Termination Measurement 2.

switching characteristics, $V_{CC} = 5 V$, $T_A = 25^{\circ}C$

	PARAMETER	TEST CONDITIONS		MIN	TYP	MAX	UNIT
td(OD)	Differential output delay time	R _L = 54 Ω,	See Figure 3		15	22	ns
tt(OD)	Differential output transition time				20	30	ns

Symbol Equivalents

DATA-SHEET PARAMETER	TIA/EIA-422-B	TIA/EIA-485-A
VO	V _{oa} , V _{ob}	V _{oa} , V _{ob}
VOD1	Vo	Vo
IVOD2	V _t (R _L = 100 Ω)	$V_t (R_L = 54 \Omega)$
IV _{OD3} I		V_t (Test Termination Measurement 2)
$\Delta V_{OD} $	$ V_t - \overline{V}_t $	$ V_t - \overline{V}_t $
Voc	V _{OS}	V _{os}
	$ V_{OS} - \overline{V}_{OS} $	$ V_{OS} - \overline{V}_{OS} $
IOS	I _{sa} , I _{sb}	
IO	I _{xa} , I _{xb}	lia, lib



SLLS003E - OCTOBER 1985 - REVISED JUNE 1998

RECEIVER SECTION

electrical characteristics over recommended ranges of common-mode input voltage, supply voltage, and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS		MIN	TYP†	MAX	UNIT		
VIT+	Positive-going input threshold voltage	V _O = 2.7 V,	$I_{O} = -0.4 \text{ mA}$				0.2	V	
VIT-	Negative-going input threshold voltage	V _O = 0.5 V,	I _O = 8 mA		-0.2‡			V	
V _{hys}	Hysteresis voltage (V _{IT +} - V _{IT -})					50		mV	
VOH	High-level output voltage	V _{ID} = 200 mV,	$I_{OH} = -400 \ \mu A$,	See Figure 2	2.7			V	
VOL	Low-level output voltage	$V_{ID} = -200 \text{ mV},$	I _{OL} = 8 mA,	See Figure 2			0.45	V	
	Line input ourrent			See Note 5	VI = 12 V			1	mA
1	Line input current	Other input at 0 V,		$V_{I} = -7 V$			-0.8	ША	
r _i	Input resistance				12			kΩ	
IOS	Short-circuit output current				-15		-85	mA	
ICC	Supply current (total package)	No load				57	70	mA	

[†] All typical values are at V_{CC} = 5 V, T_A = 25°C.

[‡] The algebraic convention, where the less positive (more negative) limit is designated minimum, is used in this data sheet for common-mode input voltage and threshold voltage levels only.

NOTE 5: Refer to TIA/EIA-422-B for exact conditions.

switching characteristics, V_{CC} = 5 V, T_A = 25°C

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
^t PLH	Propagation delay time, low- to high-level output	$V_{ID} = -1.5 V$ to 1.5 V,		19	35	ns
^t PHL	Propagation delay time, high- to low-level output	$C_L = 15 \text{ pF},$ See Figure 4		30	40	ns

PARAMETER MEASUREMENT INFORMATION







Figure 2. Receiver V_{OH} and V_{OL}



SLLS003E - OCTOBER 1985 - REVISED JUNE 1998

PARAMETER MEASUREMENT INFORMATION (CONTINUED)



- NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR \leq 1 MHz, 50% duty cycle, t_f \leq 6 ns, t_f \leq 6 ns, Z_O = 50 Ω .
 - B. CL includes probe and jig capacitance.

Figure 3. Driver Test Circuit and Voltage Waveforms



- NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR \leq 1 MHz, 50% duty cycle, t_r \leq 6 ns, t_f \leq 6 ns, Z_O = 50 Ω .
 - B. C_L includes probe and jig capacitance.

Figure 4. Receiver Test Circuit and Voltage Waveforms



SLLS003E - OCTOBER 1985 - REVISED JUNE 1998



TYPICAL CHARACTERISTICS



SLLS003E - OCTOBER 1985 - REVISED JUNE 1998







IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated