SN54LV595A, SN74LV595A 8-BIT SHIFT REGISTERS WITH 3-STATE OUTPUT REGISTERS SCLS414N – APRIL 1998 – REVISED APRIL 2005

- 2-V to 5.5-V V_{CC} Operation
- Max t_{pd} of 7.1 ns at 5 V
- Typical V_{OLP} (Output Ground Bounce) <0.8 V at V_{CC} = 3.3 V, $T_A = 25^{\circ}C$
- Typical V_{OHV} (Output V_{OH} Undershoot)
 >2.3 V at V_{CC} = 3.3 V, T_A = 25°C
- Support Mixed-Mode Voltage Operation on All Ports
- 8-Bit Serial-In, Parallel-Out Shift

- I_{off} Supports Partial-Power-Down Mode Operation
- Shift Register Has Direct Clear
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- ESD Protection Exceeds JESD 22
 2000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)
 - 1000-V Charged-Device Model (C101)



NC - No internal connection

description/ordering information

The 'LV595A devices are 8-bit shift registers designed for 2-V to 5.5-V V_{CC} operation.

TA	PACK	AGET	ORDERABLE PART NUMBER	TOP-SIDE MARKING							
	QFN – RGY	Reel of 1000	SN74LV595ARGYR	LV595A							
		Tube of 40	SN74LV595AD								
	SOIC – D	Reel of 2500	SN74LV595ADR	LV595A							
4000 to 0500	SOP – NS	Reel of 2000	SN74LV595ANSR	74LV595A							
–40°C to 85°C	SSOP – DB	Reel of 2000	SN74LV595ADBR	LV595A							
		Tube of 90	SN74LV595APW								
	TSSOP – PW	Reel of 2000	SN74LV595APWR	LV595A							
		Reel of 250	SN74LV595APWT								
	CDIP – J	Tube of 25	SNJ54LV595AJ	SNJ54LV595AJ							
–55°C to 125°C	CFP – W	Tube of 150	SNJ54LV595AW	SNJ54LV595AW							
	LCCC – FK	Tube of 55	SNJ54LV595AFK	SNJ54LV595AFK							

ORDERING INFORMATION

[†]Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 2005, Texas Instruments Incorporated

SCLS414N - APRIL 1998 - REVISED APRIL 2005

description/ordering information (continued)

These devices contain an 8-bit serial-in, parallel-out shift register that feeds an 8-bit D-type storage register. The storage register has parallel 3-state outputs. Separate clocks are provided for both the shift and storage register. The shift register has a direct overriding clear (SRCLR) input, serial (SER) input, and a serial output for cascading. When the output-enable (\overline{OE}) input is high, all outputs except $Q_{H'}$ are in the high-impedance state.

Both the shift register clock (SRCLK) and storage register clock (RCLK) are positive-edge triggered. If both clocks are connected together, the shift register always is one clock pulse ahead of the storage register.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

These devices are fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs, preventing damaging current backflow through the devices when they are powered down.

		INPUTS			FUNCTION
SER	SRCLK	SRCLR	RCLK	OE	FUNCTION
Х	Х	Х	Х	Н	Outputs Q _A –Q _H are disabled.
Х	Х	Х	Х	L	Outputs Q _A –Q _H are enabled.
Х	Х	L	Х	Х	Shift register is cleared.
L	\uparrow	Н	Х	Х	First stage of the shift register goes low. Other stages store the data of previous stage, respectively.
Н	н ↑ н х х				First stage of the shift register goes high. Other stages store the data of previous stage, respectively.
Х	Х	Х	Ŷ	Х	Shift-register data is stored in the storage register.

FUNCTION TABLE



<u>15</u> Q_A

1_____Q_B

2 QC

3 QD

9 Q_H

logic diagram (positive logic)

3D



Pin numbers shown are for the D, DB, J, NS, PW, RGY, and W packages.



SN54LV595A, SN74LV595A 8-BIT SHIFT REGISTERS WITH 3-STATE OUTPUT REGISTERS SCLS414N – APRIL 1998 – REVISED APRIL 2005

timing diagram

SRCLK	
SER	
RCLK	
SRCLR	
OE	
Q _A	
QB	
QC	
QD	
Q _E	
QF	
QG	
QH	
Q _{H′}	

NOTE: XXXX implies that the output is in 3-State mode.



SCLS414N - APRIL 1998 - REVISED APRIL 2005

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC}	
Input Voltage range, V ₁ (see Note 1)	5 V to 7 V C + 0.5 V 20 mA 50 mA . ±35 mA . ±70 mA . 73°C/W . 82°C/W . 64°C/W 108°C/W
Storage temperature range, T _{stg}	

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.

2. This value is limited to 5.5 V maximum.

3. The package thermal impedance is calculated in accordance with JESD 51-7.

4. The package thermal impedance is calculated in accordance with JESD 51-5.



SCLS414N - APRIL 1998 - REVISED APRIL 2005

recommended operating conditions (see Note 5)

			SN54L	V595A	SN74I	V595A	
			MIN	MAX	MIN	MAX	UNIT
VCC	Supply voltage		2	5.5	2	5.5	V
		V _{CC} = 2 V	1.5		1.5		
.,		V _{CC} = 2.3 V to 2.7 V	$V_{CC} \times 0.7$		$V_{CC} \times 0.7$.,
VIH	High-level input voltage	V_{CC} = 3 V to 3.6 V	$V_{CC} \times 0.7$		$V_{CC} \times 0.7$		V
		V_{CC} = 4.5 V to 5.5 V	$V_{CC} \times 0.7$		$V_{CC} \times 0.7$		
		V _{CC} = 2 V		0.5		0.5	
	Level and the strength and	V_{CC} = 2.3 V to 2.7 V		$V_{CC} \times 0.3$		$V_{CC} \times 0.3$	
VIL	Low-level input voltage	V_{CC} = 3 V to 3.6 V		$V_{CC} \times 0.3$		$V_{CC} \times 0.3$	V
		V_{CC} = 4.5 V to 5.5 V		V _{CC} ×0.3		$V_{CC} \times 0.3$	
VI	Input voltage		0	5.5	0	5.5	V
		High or low state	0	4Vcc	0	VCC	
VO	Output voltage	3-state	0	5.5	0	5.5	V
		V _{CC} = 2 V	^C C	-50		-50	μΑ
	LPak land autout autout	V_{CC} = 2.3 V to 2.7 V	20	-2		-2	
ЮН	High-level output current	V_{CC} = 3 V to 3.6 V	2	-8		-8	mA
		V_{CC} = 4.5 V to 5.5 V		-16		-16	
		V _{CC} = 2 V		50		50	μΑ
		V _{CC} = 2.3 V to 2.7 V		2		2	
IOL	Low-level output current	V _{CC} = 3 V to 3.6 V		8		8	mA
		V _{CC} = 4.5 V to 5.5 V		16		16	
		V _{CC} = 2.3 V to 2.7 V		200		200	
$\Delta t / \Delta v$	Input transition rise or fall rate	V _{CC} = 3 V to 3.6 V		100		100	ns/V
		V _{CC} = 4.5 V to 5.5 V		20		20	
ТА	Operating free-air temperature		-55	125	-40	85	°C

NOTE 5: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



SCLS414N - APRIL 1998 - REVISED APRIL 2005

PARAMETER				SN54	4LV595A	SN7	4LV595A	
		TEST CONDITIONS	VCC	MIN	TYP MA	X MIN	TYP MAX	UNIT
		I _{OH} = -50 μA	2 V to 5.5 V	V _{CC} -0.1		V _{CC} -0.1		
		$I_{OH} = -2 \text{ mA}$	2.3 V	2		2		
	Q _{H′}	I _{OH} = -6 mA		2.48		2.48		
VOH	Q _A -Q _H	I _{OH} = -8 mA	3 V	2.48		2.48		V
	Q _{H′}	I _{OH} = -12 mA	(5)(3.8		3.8		
	Q _A –Q _H	I _{OH} = -16 mA	4.5 V	3.8		3.8		
		I _{OL} = 50 μA	2 V to 5.5 V		0	1	0.1	
		I _{OL} = 2 mA	2.3 V		Q 0	4	0.4	
	Q _{H′}	I _{OL} = 6 mA			Q 0.4	4	0.44	v
VOL	Q _A -Q _H	I _{OL} = 8 mA	3 V		<u>ن</u> 0.4	4	0.44	V
	Q _{H′}	I _{OL} = 12 mA	(5)(0	0.5	5	0.55	
	Q _A -Q _H	I _{OL} = 16 mA	4.5 V	A.	0.5	5	0.55	
I		$V_{I} = 5.5 V \text{ or GND}$	0 to 5.5 V		Ŧ	:1	±1	μΑ
IOZ		$V_{O} = V_{CC}$ or GND, $Q_{A}-Q_{H}$	5.5 V		Ŧ	5	±5	μΑ
ICC		$V_{I} = V_{CC} \text{ or } GND, \qquad I_{O} = 0$	5.5 V		2	0	20	μΑ
loff		$V_{I} \text{ or } V_{O} = 0 \text{ to } 5.5 \text{ V}$	0			5	5	μA
Ci		$V_{I} = V_{CC}$ or GND	3.3 V		3.5		3.5	pF

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

timing requirements over recommended operating free-air temperature range, V_{CC} = 2.5 V \pm 0.2 V (unless otherwise noted) (see Figure 1)

			T _A = 1	25°C	SN54L	/595A	SN74L	/595A	UNUT
			MIN	MAX	MIN	MAX	MIN	MAX	UNIT
		SRCLK high or low	7		7.5		7.5		
tw	Pulse duration	RCLK high or low	7	7		EN	7.5		ns
		SRCLR low			6.5		6.5		
		SER before SRCLK↑	5.5		5.5 🗸	Q.	5.5		
	O a function of	SRCLK [↑] before RCLK ^{↑†}	8	8			9		
t _{su}	SRCLR low before RCLK↑		8.5		9.5		9.5		ns
		SRCLR high (inactive) before SRCLK↑	4		x 4		4		
th	Hold time	SER after SRCLK1	1.5		1.5		1.5		ns

[†] This setup time allows the storage register to receive stable data from the shift register. The clocks can be tied together, in which case the shift register is one clock pulse ahead of the storage register.



SCLS414N - APRIL 1998 - REVISED APRIL 2005

timing requirements over recommended operating free-air temperature range, V_{CC} = 3.3 V \pm 0.3 V (unless otherwise noted) (see Figure 1)

			T _A =	25°C	SN54L	/595A	SN74L	/595A	
				MAX	MIN	MAX	MIN	MAX	UNIT
		SRCLK high or low	5.5		5.5		5.5		
tw	Pulse duration	RCLK high or low	RCLK high or low 5.5		5.5		5.5		ns
		SRCLR low	5		5	EL	5		
		SER before SRCLK↑	3.5		3.5 🗸	4	3.5		
	O a true time a	SRCLK [↑] before RCLK ^{↑†}	8		8.5		8.5		
t _{su}	Setup time	SRCLR low before RCLK↑	8		29		9		ns
		SRCLR high (inactive) before SRCLK [↑]	3		x 3		3		
th	Hold time	SER after SRCLK↑	1.5		1.5		1.5		ns

[†] This setup time allows the storage register to receive stable data from the shift register. The clocks can be tied together, in which case the shift register is one clock pulse ahead of the storage register.

timing requirements over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)

			T _A = 2	25°C	SN54L	V595A	SN74L	/595A	
			MIN	MAX	MIN	MAX	MIN	MAX	UNIT
tw Pulse duration		SRCLK high or low	5		5		5		
		RCLK high or low	5		5		5		ns
		SRCLR low	5.2		5.2	EL	5.2		
		SER before SRCLK↑	3		3 🏼		3		
	Catura tima	SRCLK [↑] before RCLK ^{↑†}	5		5		5		
t _{su}	Setup time	SRCLR low before RCLK1	5		05		5		ns
		SRCLR high (inactive) before SRCLK1	2.5		2.5		2.5		
th	Hold time	SER after SRCLK [↑]	2		2		2		ns

[†] This setup time allows the storage register to receive stable data from the shift register. The clocks can be tied together, in which case the shift register is one clock pulse ahead of the storage register.



SN54LV595A, SN74LV595A 8-BIT SHIFT REGISTERS WITH 3-STATE OUTPUT REGISTERS SCLS414N – APRIL 1998 – REVISED APRIL 2005

			recommende e noted) (see			ng f	ree-aiı	ter	nperat	ure	range	
PARAMETER	FROM	то	LOAD	T _A = 25°C S		LOAD T _A = 25°C SN54LV595A S			T _A = 25°C SN54LV595A SN74LV			UNIT
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT	
4			C _L = 15 pF	65*	80*		45*		45		N 41 1_	
f _{max}			C _L = 50 pF	60	70		40		40		MHz	
^t PLH	DOLK				8.4*	14.2*	1*	15.8*	1	15.8		
^t PHL	RCLK	Q _A –Q _H			8.4*	14.2*	1*	15.8*	1	15.8		
^t PLH	00011/				9.4*	19.6*	1*	22.2*	1	22.2		
^t PHL	SRCLK	Q _{H′}			9.4*	19.6*	1*	22.2*	1	22.2		
^t PHL	SRCLR	Q _{H′}	C _L = 15 pF		8.7*	14.6*	1*	16.3*	1	16.3	6.3 ns	
^t PZH			1		8.2*	13.9*	1*	15*	1	15		
^t PZL	OE	Q _A –Q _H			10.9*	18.1*	1*	20.3*	1	20.3		
^t PHZ	OE] [8.3*	13.7*	1*	15.6*	1	15.6	
^t PLZ	ÛE	Q _A –Q _H			9.2*	15.2*	₹)	16.7*	1	16.7		
^t PLH	DOLK				11.2	17.2	Q0	19.3	1	19.3		
^t PHL	RCLK	$Q_A - Q_H$			11.2	17.2	401	19.3	1	19.3		
^t PLH					13.1	22.5	1	25.5	1	25.5		
^t PHL	SRCLK	Q _H ′			13.1	22.5	1	25.5	1	25.5		
^t PHL	SRCLR	Q _H ′	C _L = 50 pF		12.4	18.8	1	21.1	1	21.1	ns	
^t PZH					10.8	17	1	18.3	1	18.3		
^t PZL	OE	Q _A –Q _H			13.4	21	1	23	1	23		
^t PHZ	OE	0.00			12.2	18.3	1	19.5	1	19.5		
t _{PLZ}	OE	Q _A –Q _H			14	20.9	1	22.6	1	22.6		

* On products compliant to MIL-PRF-38535, this parameter is not production tested.



SCLS414N - APRIL 1998 - REVISED APRIL 2005

switching characteristics over recommended operating free-air temperature range, V_{CC} = 3.3 V \pm 0.3 V (unless otherwise noted) (see Figure 1)

	FROM	то	LOAD	T,	A = 25°0	;	SN54L	V595A	SN74L	V595A			
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT		
			C _L = 15 pF	80*	120*		70*		70		N 41 1-		
fmax			C _L = 50 pF	55	105		50		50		MHz		
^t PLH	DOLK				6*	11.9*	1*	13.5*	1	13.5			
^t PHL	RCLK	Q _A –Q _H			6*	11.9*	1*	13.5*	1	13.5			
^t PLH					6.6*	13*	1*	15*	1	15			
^t PHL	SRCLK	Q _{H′}			6.6*	13*	1*	15*	1	15			
^t PHL	SRCLR	Q _H ′	C _L = 15 pF		6.2*	12.8*	1*	13.7*	1	13.7	ns		
^t PZH		= 0.0	1		6*	11.5*	1*	13.5*	1	13.5			
^t PZL	OE	Q _A –Q _H			7.8*	11.5*	1*	13.5*	1	13.5			
^t PHZ] [6.1*	14.7*	1*	15.2*	1	15.2			
^t PLZ	OE	Q _A –Q _H			6.3*	14.7*	15	15.2*	1	15.2			
^t PLH	DOLK				7.9	15.4	81	17	1	17			
^t PHL	RCLK	Q _A –Q _H	-		7.9	15.4	¢ 1	17	1	17			
^t PLH		0			9.2	16.5	1	18.5	1	18.5			
^t PHL	SRCLK	Q _{H′}			9.2	16.5	1	18.5	1	18.5			
^t PHL	SRCLR	Q _H ′	C _L = 50 pF		9	16.3	1	17.2	1	17.2	ns		
^t PZH				7 F	1 F		7.8	15	1	17	1	17	
^t PZL	OE	Q _A –Q _H			9.6	15	1	17	1	17	17		
^t PHZ	OE	0.00		8.1 15.7	1	16.2	1	16.2					
^t PLZ	UE	Q _A –Q _H			9.3	15.7	1	16.2	1	16.2			

* On products compliant to MIL-PRF-38535, this parameter is not production tested.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



SCLS414N - APRIL 1998 - REVISED APRIL 2005

			recommende noted) (see F			ng f	ree-air	ter	nperat	ure	range,
DADAMETED	FROM	FROM TO		T _A = 25°C			SN54LV595A		SN74LV595A		
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
			Ci – 15 pE	135*	170*		115*		115		

DADAMETED			LOAD		•						1 1 1 1 1 1 1 1 1 1
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
4			C _L = 15 pF	135*	170*		115*		115		
fmax			C _L = 50 pF	120	140		95		95		MHz
^t PLH	DOLK	0.0			4.3*	7.4*	1*	8.5*	1	8.5	
^t PHL	RCLK	Q _A –Q _H			4.3*	7.4*	1*	8.5*	1	8.5	
^t PLH	SPCLK	Q _H ′			4.5*	8.2*	1*	9.4*	1	9.4	
^t PHL	SRCLK				4.5*	8.2*	1*	9.4*	1	9.4	ns
^t PHL	SRCLR	Q _H ′	CL = 15 pF		4.5*	8*	1*	9.1*	1	9.1	
^t PZH	OE		-		4.3*	8.6*	1*	10*	1	10	
^t PZL	OE	Q _A –Q _H			5.4*	8.6*	1*	410*	1	10	
^t PHZ	OE	0.000			2.4*	6*	1*	? 7.1*	1	7.1	
^t PLZ	UE	Q _A –Q _H			2.7*	5.1*	15	7.2*	1	7.2	
^t PLH	RCLK	0.00			5.6	9.4	81	10.5	1	10.5	
^t PHL	RCLK	Q _A –Q _H			5.6	9.4	¢ 1	10.5	1	10.5	
^t PLH	SRCLK	0			6.4	10.2	1	11.4	1	11.4	
^t PHL	SKCEK	Q _H ′			6.4	10.2	1	11.4	1	11.4	
^t PHL	SRCLR	Q _H ′	C _L = 50 pF		6.4	10	1	11.1	1	11.1	ns
^t PZH	OE	Q _A -Q _H	-		5.7	10.6	1	12	1	12	
t _{PZL}	UE				6.8	10.6	1	12	1	12	
^t PHZ	OE				3.5	10.3	1	11	1	11	
^t PLZ	UL	Q _A –Q _H			3.4	10.3	1	11	1	11	

* On products compliant to MIL-PRF-38535, this parameter is not production tested.

noise characteristics, V_{CC} = 3.3 V, C_L = 50 pF, T_A = 25°C (see Note 6)

PARAMETER				MAX	UNIT
VOL(P)	Quiet output, maximum dynamic V _{OL}		0.3		V
VOL(V)	Quiet output, minimum dynamic V _{OL}		-0.2		V
VOH(V)	Quiet output, minimum dynamic V _{OH}		2.8		V
VIH(D)	High-level dynamic input voltage	2.31			V
V _{IL(D)}	Low-level dynamic input voltage			0.99	V

NOTE 6: Characteristics are for surface-mount packages only.

operating characteristics, T_A = 25°C

PARAMETER			TEST CONDITIONS			UNIT
C _{pd}	Power dissipation capacitance	C _L = 50 pF,	f = 10 MHz	3.3 V	111	рF
				5 V	114	



SCLS414N - APRIL 1998 - REVISED APRIL 2005



PARAMETER MEASUREMENT INFORMATION

NOTES: A. C₁ includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control.
 Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: $PRR \le 1$ MHz, $Z_O = 50 \Omega$, $t_f \le 3$ ns, $t_f \le 3$ ns.
- D. The outputs are measured one at a time, with one input transition per measurement.
- E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
- F. t_{P71} and t_{P7H} are the same as t_{en} .
- G. tpHL and tpLH are the same as t_{pd} .
- H. All parameters and waveforms are not applicable to all devices.

Figure 1. Load Circuit and Voltage Waveforms



6-Dec-2006

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
SN74LV595AD	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LV595ADBR	ACTIVE	SSOP	DB	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LV595ADBRE4	ACTIVE	SSOP	DB	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LV595ADE4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LV595ADR	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LV595ADRE4	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LV595ANSR	ACTIVE	SO	NS	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LV595ANSRE4	ACTIVE	SO	NS	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LV595APWR	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LV595APWRE4	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LV595APWRG4	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LV595APWT	ACTIVE	TSSOP	PW	16	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LV595APWTE4	ACTIVE	TSSOP	PW	16	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LV595APWTG4	ACTIVE	TSSOP	PW	16	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LV595ARGYR	ACTIVE	QFN	RGY	16	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1YEAR
SN74LV595ARGYRG4	ACTIVE	QFN	RGY	16	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1YEAR

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)





⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

D (R-PDSO-G16)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 (0,15) per end.

Body width does not include interlead flash. Interlead flash shall not exceed .017 (0,43) per side.

E. Reference JEDEC MS-012 variation AC.





Pin 1 identifiers are located on both top and bottom of the package and within the zone indicated. The Pin 1 identifiers are either a molded, marked, or metal feature.

F. Package complies to JEDEC MO-241 variation BB.





THERMAL PAD MECHANICAL DATA

RGY (R-PQFP-N16)

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB), the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to a ground plane or special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, Quad Flatpack No-Lead Logic Packages, Texas Instruments Literature No. SCBA017. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Bottom View

NOTE: All linear dimensions are in millimeters

Exposed Thermal Pad Dimensions



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat-Pack Packages, Texas Instruments Literature No. SCBA017, SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com http://www.ti.com.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.



PLASTIC SMALL-OUTLINE PACKAGE

0,51 0,35 ⊕0,25⊛ 1,27 8 14 0,15 NOM 5,60 8,20 5,00 7,40 \bigcirc Gage Plane ₽ 0,25 7 1 1,05 0,55 0°-10° Δ 0,15 0,05 Seating Plane — 2,00 MAX 0,10PINS ** 14 16 20 24 DIM 10,50 10,50 12,90 15,30 A MAX A MIN 9,90 9,90 12,30 14,70 4040062/C 03/03

NOTES: A. All linear dimensions are in millimeters.

NS (R-PDSO-G**)

14-PINS SHOWN

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



MSSO002E - JANUARY 1995 - REVISED DECEMBER 2001

DB (R-PDSO-G**)

PLASTIC SMALL-OUTLINE

28 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-150



MTSS001C - JANUARY 1995 - REVISED FEBRUARY 1999

PW (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

14 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-153



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
Low Power Wireless	www.ti.com/lpw	Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments Post Office Box 655303 Dallas, Texas 75265

Copyright © 2007, Texas Instruments Incorporated