







SN74LV164A

SCLS403K - APRIL 1998 - REVISED MARCH 2023

SN74LV164A 8-Bit Parallel-Out Serial Shift Registers

1 Features

- V_{CC} operation of 2 V to 5.5 V
- Maximum t_{pd} of 10.5 ns at 5 V
- Typical V_{OLP} (output ground bounce) < 0.8 V at V_{CC} = 3.3 V, T_A = 25°C
- Typical V_{OHV} (output V_{OH} undershoot) $> 2.3 \text{ V at V}_{CC} = 3.3 \text{ V}, T_A = 25^{\circ}\text{C}$
- loff supports live insertion, partial power-down mode, and back-drive protection
- Support mixed-mode voltage operation on all ports
- Latch-up performance exceeds 250 mA per JESD 17

2 Applications

- IP routers
- Enterprise switches
- Access control and security: access keypads and biometrics
- Smart meters: power line communication


3 Description

The SN74LV164A devices are 8-bit parallel-out serial shift registers designed for 2 V to 5.5 V V_{CC} operation.

Package Information⁽¹⁾

	· womage iiii ciiii at	· · · · · · · · · · · · · · · · · · ·		
PART NUMBER	PACKAGE	BODY SIZE (NOM)		
	D (SOIC, 14)	8.65 mm × 3.91 mm		
	DB (SSOP, 14)	6.20 mm × 5.30 mm		
	DGV (TVSOP, 14)	3.60 mm × 4.40 mm		
SN74LV164A	NS (SOP, 14)	10.30 mm × 5.30 mm		
	PW (TSSOP, 14)	5.00 mm × 4.40 mm		
	RGY (VQFN, 14)	3.50 mm × 3.50 mm		
	BQA (WQFN, 14)	3.00 mm × 2.50 mm		

For all available packages, see the orderable addendum at the end of the data sheet.



Logic Diagram (Positive Logic)



Table of Contents

1 Features1	7 Parameter Measurement Information	10
2 Applications1	8 Detailed Description	11
3 Description1	8.1 Overview	
4 Revision History2	8.2 Functional Block Diagram	
5 Pin Configuration and Functions3	8.3 Feature Description	
6 Specifications4	8.4 Device Functional Modes	
6.1 Absolute Maximum Ratings4	9 Application and Implementation	
6.2 ESD Ratings	9.1 Application Information	
6.3 Recommended Operating Conditions5	9.2 Typical Application	
6.4 Thermal Information5	9.3 Power Supply Recommendations	
6.5 Electrical Characteristics6	9.4 Layout	
6.6 Timing Requirements: V _{CC} = 2.5 V ± 0.2 V6	10 Device and Documentation Support	
6.7 Timing Requirements: V _{CC} = 3.3 V ± 0.3 V6	10.1 Documentation Support	
6.8 Timing Requirements: $V_{CC} = 5 \text{ V} \pm 0.5 \text{ V}$	10.2 Receiving Notification of Documentation Updates	
6.9 Switching Characteristics: V _{CC} = 2.5 V ± 0.2 V7	10.3 Support Resources	
6.10 Switching Characteristics: $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}7$	10.4 Trademarks	
6.11 Switching Characteristics: V _{CC} = 5 V ± 0.5 V8	10.5 Electrostatic Discharge Caution	15
6.12 Noise Characteristics8	10.6 Glossary	
6.13 Operating Characteristics8	11 Mechanical, Packaging, and Orderable	
6.14 Typical Characteristics9	Information	15

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Ch	nanges from Revision J (December 2022) to Revision K (March 2023)	Page
	Updated the structural layout of document.	
	Updated thermal values for D package from RθJA = 92.6 to 112.9, RθJC(top) = 53.9 to 68.7, RθJB = 4 69.4, ΨJT = 18.9 to 30, ΨJB = 46.6 to 69, all values in °C/W	
Cr	nanges from Revision I (February 2015) to Revision J (December 2022)	Page

Updated the format of tables, figures, and cross-references throughout the document......1 Changes from Revision H (April 2005) to Revision I (February 2015)

Page

Added Pin Configuration and Functions section, ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section ______1



5 Pin Configuration and Functions




Figure 5-1. D, DB, DGV, NS, or PW Package 14-PIN SOIC, SSOP, TVSOP, SOP, or TSSOP (Top View)




Figure 5-2. RGY or BQA Package 14-PIN VQFN or WQFN Top View

Table 5-1. Pin Functions

Р	IN	TYPE ⁽¹⁾	DESCRIPTION
NO.	NAME	ITPE\''	DESCRIPTION
1	А	I	Serial input A
2	В	I	Serial input B
3	Q _A	0	Output A
4	Q _B	0	Output B
5	Q _C	0	Output C
6	Q _D	0	Output D
7	GND	_	Ground pin
8	CLK	I	Storage clock
9	CLR	I	Storage clear
10	Q _E	0	Output E
11	Q _F	0	Output F
12	Q _G	0	Output G
13	Q _H	0	Output H
11	Q _H	0	Q _H inverted
14	V _{CC}	_	Power pin
-	PAD	_	Thermal Pad ⁽²⁾

⁽¹⁾ I = input, O = output

⁽²⁾ RGY and BQA packages only



6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V _{CC}	Supply voltage		-0.5	7	٧
VI	Input voltage ⁽¹⁾		-0.5	7	V
Vo	Voltage applied to any output in the high-impedance or	-0.5	7	V	
Vo	Output voltage ⁽¹⁾ (2)	-0.5	V _{CC} + 0.5	V	
I _{IK}	Input clamp current	V ₁ < 0		-20	mA
I _{OK}	Output clamp current	V _O < 0		-50	mA
Io	Continuous output current	$V_O = 0$ to V_{CC}		±25	mA
	Continuous current through V _{CC} or GND		±50	mA	
T _{stg}	Storage temperature		-65	150	°C

⁽¹⁾ The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.

6.2 ESD Ratings

			VALUE	UNIT
		Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2000	
V _(ESD)	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±1000	V

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated

⁽²⁾ This value is limited to 5.5 V maximum.

6.3 Recommended Operating Conditions

over recommended operating free-air temperature range (unless otherwise noted)(1)

			SN74LV164A						
			MIN	MAX	UNIT				
V _{CC}	Supply voltage		2	5.5	V				
		V _{CC} = 2 V	1.5						
\	High laveling of valle as	V _{CC} = 2.3 V to 2.7 V	V _{CC} × 0.7		V				
V _{IH}	High-level input voltage	V _{CC} = 3 V to 3.6 V	V _{CC} × 0.7		V				
		V _{CC} = 4.5 V to 5.5 V	V _{CC} × 0.7						
		V _{CC} = 2 V		0.5					
V	Low-level input voltage	V _{CC} = 2.3 V to 2.7 V		V _{CC} × 0.3	V				
V_{IL}	Low-level input voltage	V _{CC} = 3 V to 3.6 V		V _{CC} × 0.3	V				
		V _{CC} = 4.5 V to 5.5 V		V _{CC} × 0.3					
V _I	Input voltage		0	5.5	V				
Vo	Output voltage		0	V _{CC}	V				
		V _{CC} = 2 V		-50	μA				
	High lavel systems are systems	V _{CC} = 2.3 V to 2.7 V		-2					
I _{OH}	High-level output current	V _{CC} = 3 V to 3.6 V		-6	mA				
		V _{CC} = 4.5 V to 5.5 V		-12					
		V _{CC} = 2 V		50	μΑ				
	Laurianal antonit annous	V _{CC} = 2.3 V to 2.7 V		2					
l _{OL}	Low-level output current	V _{CC} = 3 V to 3.6 V		6	mA				
		V _{CC} = 4.5 V to 5.5 V		12					
		V _{CC} = 2.3 V to 2.7 V		200					
Δt/Δν	Input transition rise or fall rate	V _{CC} = 3 V to 3.6 V		100	ns/V				
		V _{CC} = 4.5 V to 5.5 V		20					
T _A	Operating free-air temperature	'	-40	125	°C				

⁽¹⁾ All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

6.4 Thermal Information

					SN74LV164	IA.			
	THERMAL METRIC(1)	D (SOIC)	DB (SSOP)	DGV (TVSOP)	NS (SOP)	PW (TSSOP)	RGY (VQFN)	BQA (WQFN)	UNIT
		14 PINS	14 PINS	14 PINS	14 PINS	14 PINS	14 PINS	14 PINS	
R _{θJA}	Junction-to-ambient thermal resistance	92.6	104.4	126.7	89.3	138.7	74.8	88.3	
R _{θJC(top)}	Junction-to-case (top) thermal resistance	53.9	57	50	46.9	69.1	81.1	90.9	
R _{0JB}	Junction-to-board thermal resistance	46.8	51.7	59.6	48	81.8	49.5	56.8	
ΨЈТ	Junction-to-top characterization parameter	18.9	18.6	5.8	13.7	20.3	15	9.9	°C/W
ΨЈВ	Junction-to-board characterization parameter	46.6	51.2	58.9	47.7	81.3	49.5	56.7	
R _{θJC(bot)}	Junction-to-case (bottom) thermal resistance	N/A	N/A	N/A	N/A	N/A	32.5	33.4	

⁽¹⁾ For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.



6.5 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

PARAMTER	TEST CONDITIONS	V _{CC}		LV164A C to 85°C		74LV164A C to 125°C		UNIT
			MIN	TYP MA	K MIN	TYP	MAX	
	I _{OH} = -50 μA	2 V to 5.5 V	V _{CC} - 0.1		V _{CC} - 0.1			
V _{OH}	I _{OH} = -2 mA	2.3 V	2		2			V
	I _{OH} = -6 mA	3 V	2.48		2.48			
	I _{OH} = -12 mA	4.5 V	3.8		3.8			
	Ι _{ΟL} = 50 μΑ	2 V to 5.5 V		0.	1		0.1	
V _{OL}	I _{OL} = 2 mA	2.3 V		0.	4		0.4	V
	I _{OL} = 6 mA	3 V		0.4	4		0.44	
	I _{OL} = 12 mA	4.5 V		0.5	5		0.55	
l _l	V _I = 5.5 V or GND	0 to 5.5 V		±	1		±1	μΑ
I _{cc}	$V_I = V_{CC}$ or GND, $I_O = 0$	5.5		2	0	-	20	μA
l _{off}	V_{I} or $V_{O} = 0$ to 5.5 V	0			5	-	5	μA
C _i	V _I = V _{CC} or GND	3.3 V		2.2		2.2		pF

6.6 Timing Requirements: $V_{CC} = 2.5 V \pm 0.2 V$

over recommended operating free-air temperature range, V_{CC} = 2.5 V ± 0.2 V (unless otherwise noted)

			T _A = 25°C		SN74LV164A -40°C to 85°C		SN74LV164A -40°C to 125°C		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	
t., Pulse duration	CLR low	6		6.5		6.5			
t _w	Fulse duration	CLK high or low	6.5		7.5		7.5		ns
		Data before CLK↑	6.5		8.5		8.5		
t _{su} Setup time	Setup time	CLR inactive	3		3		3		ns
t _h	Hold time	Data after CLK↑	-0.5		0		0		ns

6.7 Timing Requirements: V_{CC} = 3.3 V ± 0.3 V

over recommended operating free-air temperature range, V_{CC} = 3.3 V ± 0.3 V (unless otherwise noted)

			T _A = 25°C		SN74LV164A -40°C to 85°C		SN74LV164A -40°C to 125°C		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	
t Dulas duration	CLR low	5		5		5			
t _w	Pulse duration	CLK high or low	5		5		5		ns
	Sotup time	Data before CLK↑	5		6		6		no
t _{su}	Setup time	CLR inactive	2.5		2.5		2.5		ns
t _h	Hold time	Data after CLK↑	0		0		0		ns



6.8 Timing Requirements: V_{CC} = 5 V ± 0.5 V

over recommended operating free-air temperature range, V_{CC} = 5 V ± 0.5 V (unless otherwise noted)

			T _A = 25°	°C	SN74LV16 -40°C to 8		SN74LV164A -40°C to 125°C	;	UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	
t Pulse duration	Dulas duration	CLR low	5		5		5		ns
l _w	Pulse duration	CLK high or low	5		5		5		115
	Satura time	Data before CLK↑	4.5		4.5		4.5		no
t _{su}	Setup time	CLR inactive	2.5		2.5		2.5		ns
t _h	Hold time	Data after CLK↑	1		1		1		ns

6.9 Switching Characteristics: $V_{CC} = 2.5 \text{ V} \pm 0.2 \text{ V}$

over recommended operating free-air temperature range, V_{CC} = 2.5 V ± 0.2 V (unless otherwise noted)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	LOAD CAPACITANCE	1. = 25°C			T _A = 25°C SN74LV164A SN74LV164A -40°C to 85°C -40°C to 125°C		UNIT		
	(INFOT)	(001701)	CAFACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX	
£			C _L = 15 pF	55 ⁽¹⁾	105 ⁽¹⁾		50		50		MHz
T _{max}			C _L = 50 pF	45	85		40		40		IVITZ
t _{pd}	CLK	Q	0 - 15 - 5		9.2(1)	17.6 ⁽¹⁾	1	20	1	21	
t _{PHL}	CLR	Q	C _L = 15 pF		8.6 ⁽¹⁾	16 ⁽¹⁾	1	18	1	18.5	ns
t _{pd}	CLK	Q	C = 50 = F		11.5	21.1	1	24	1	25	
t _{PHL}	CLR	Q	C _L = 50 pF		10.8	19.5	1	22	1	22.5	ns

(1) On products compliant to MIL-PRF-38535, this parameter is not production tested.

6.10 Switching Characteristics: V_{CC} = 3.3 V ± 0.3 V

over recommended operating free-air temperature range, V_{CC} = 3.3 V \pm 0.3 V (unless otherwise noted)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	LOAD CAPACITANCE	т	_A = 25°C		SN74LV -40°C to	-	SN74LV1 -40°C to 1	-	UNIT
	(INPUT)	(001701)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX	
f			C _L = 15 pF	80 ⁽¹⁾	155 ⁽¹⁾		65		65		MHz
† _{max}			C _L = 50 pF	50	120		45		45		IVITZ
t _{pd}	CLK	Q	0 - 15 - 5		6.4 ⁽¹⁾	12.8 ⁽¹⁾	1	15	1	16	
t _{PHL}	CLR	Q	C _L = 15 pF		6 ⁽¹⁾	12.8 ⁽¹⁾	1	15	1	16	ns
t _{pd}	CLK	Q	C _L = 50 pF -		8.3	16.3	1	18.5	1	19.5	
t _{PHL}	CLR	Q			7.9	16.3	1	18.5	1	19.5	ns

(1) On products compliant to MIL-PRF-38535, this parameter is not production tested.



6.11 Switching Characteristics: $V_{CC} = 5 V \pm 0.5 V$

over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	LOAD CAPACITANCE	т	_A = 25°C		SN74LV -40°C to	-	SN74LV1 -40°C to 1		UNIT
	(INFOT)	(001701)	CAFACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX	
f			C _L = 15 pF	125 ⁽¹⁾	220 ⁽¹⁾		105		95		MHz
T _{max}			C _L = 50 pF	85	165		75		65		1711 12
t _{pd}	CLK	Q	C = 15 pE		4.5 ⁽¹⁾	9(1)	1	10.5	1	11.5	
t _{PHL}	CLR	Q	$C_L = 15 \text{ pF}$		4.2(1)	8.6 ⁽¹⁾	1	10	1	11	ns
t _{pd}	CLK	Q	C = 50 = F		6	11	1	12.5	1	13	no
t _{PHL}	CLR	Q	C _L = 50 pF		5.8	10.6	1	12.5	1	13	ns

(1) On products compliant to MIL-PRF-38535, this parameter is not production tested.

6.12 Noise Characteristics

 V_{CC} = 3.3 V, C_{L} = 50 pF, T_{A} = 25°C

	PARAMETER	SN	74LV164A		UNIT
	PARAMETER	MIN	TYP	MAX	UNII
V _{OL(P)}	Quiet output, maximum dynamic V _{OL}		0.28	0.8	V
V _{OL(V)}	Quiet output, minimum dynamic V _{OL}		-0.22	-0.8	V
V _{OH(V)}	Quiet output, minimum dynamic V _{OH}		3.09		V
V _{IH(D)}	High-level dynamic input voltage	2.31			V
V _{IL(D)}	Low-level dynamic input voltage			0.99	V

6.13 Operating Characteristics

 $T_A = 25^{\circ}C$

	PARAMETER	TEST C	CONDITIONS	V _{cc}	TYP	UNIT
_	Power dissipation capacitance	C ₁ = 50 pF	f = 10 MHz	3.3 V	48.1	nE
Cpd	Power dissipation capacitance	C _L = 50 pF	1 - 10 WITZ	5 V	47.5	рг

Submit Document Feedback






Figure 6-1. Typical Clear, Shift, and Clear Sequences

6.14 Typical Characteristics





7 Parameter Measurement Information



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, $Z_O = 50 \Omega$, $t_f \leq$ 3 ns, $t_f \leq$ 3 ns.
- D. The outputs are measured one at a time, with one input transition per measurement.
- E. t_{PLZ} and t_{PHZ} are the same as t_{dis}.
- F. t_{PZL} and t_{PZH} are the same as t_{en}.
- G. t_{PHL} and t_{PLH} are the same as t_{od}.
- H. All parameters and waveforms are not applicable to all devices.

Figure 7-1. Load Circuit and Voltage Waveforms

Submit Document Feedback


8 Detailed Description

8.1 Overview

The SNx4LV164A devices are 8-bit parallel-out serial shift registers designed for 2-V to 5.5-V V_{CC} operation.

These devices feature NAND-gated serial (A and B) inputs and an asynchronous clear ($\overline{\text{CLR}}$) input. The gated serial inputs permit complete control over incoming data, as a low at either input inhibits entry of the new data and resets the first flip-flop to the low level at the next clock pulse. A high-level input enables the other input, which then determines the state of the first flip-flop. Data at the serial inputs can be changed while the clock is high or low, provided the minimum setup time requirements are met. Clocking occurs on the low-to-high-level transition of the clock (CLK) input.

8.2 Functional Block Diagram



Pin numbers shown are for the D, DB, DGV, J, NS, PW, RGY, and W packages.

Figure 8-1. Logic Diagram (Positive Logic)

8.3 Feature Description

The wide operating range allows the device to be used in a variety of systems that use different logic levels. The low propagation delay allows fast switching and higher speeds of operation. In addition, the low ground bounce stabilizes the performance of non-switching outputs while another output is switching.

8.4 Device Functional Modes

Table 8-1. Function Table (1)(2)

	INP	UTS		OUTPUTS						
CLR	CLR CLK A B				Q_B		Q _H			
L	Х	Х	Х	L	L		L			
Н	L	Χ	Χ	Q_{A0}	Q_{B0}		Q_{H0}			
Н	1	Н	Н	Н	Q_{An}		Q_{Gn}			
Н	↑	L	Χ	L	Q_{An}		Q_Gn			
Н	1	Χ	L	L	Q_{An}		Q_{Gn}			

- Q_{A0}, Q_{B0}, Q_{H0} = the level of Q_A, Q_B, or Q_H, respectively, before the indicated steady-state input conditions were established.
- (2) Q_{An}, Q_{Gn} = the level of Q_A or Q_G before the most recent ↑ transition of the clock: indicates a 1-bit shift.

9 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

9.1 Application Information

The SN74LV164A is a low drive CMOS device that can be used for a multitude of bus interface type applications where output ringing is a concern. The low-drive and slow-edge rates will minimize overshoot and undershoot on the outputs.

9.2 Typical Application




Figure 9-1. Typical Application Schematic

9.2.1 Design Requirements

This device uses CMOS technology and has balanced output drive. Take care to avoid bus contention because it can drive currents that would exceed maximum limits. The high drive will also create fast edges into light loads so consider routing and load conditions to prevent ringing.

9.2.2 Detailed Design Procedure

- · Recommended input conditions:
 - Rise time and fall time specs. See ($\Delta t/\Delta V$) in Section 6.3.
 - Specified high and low level. See (V_{IH} and V_{II}) in Section 6.3.
 - Inputs are overvoltage tolerant allowing them to go as high as 5.5 V at any valid V_{CC}.
- Recommended output conditions:
 - Load currents should not exceed 25 mA per output and 50 mA total for the part.
 - Outputs should not be pulled above V_{CC}.

9.2.3 Application Curves




Figure 9-2. Switching Characteristics Comparison

9.3 Power Supply Recommendations

The power supply can be any voltage between the minimum and maximum supply voltage rating located in the *Section 6.3*. Each V_{CC} terminal should have a good bypass capacitor to prevent power disturbance. For devices with a single supply, TI recommends a 0.1- μ F capacitor and if there are multiple V_{CC} terminals then TI recommends a 0.01- μ F or 0.022- μ F capacitor for each power terminal. Multiple bypass capacitors can be paralleled to reject different frequencies of noise. Frequencies of 0.1 μ F and 1 μ F are commonly used in parallel. The bypass capacitor should be installed as close as possible to the power terminal for best results.

9.4 Layout

9.4.1 Layout Guidelines

When using multiple bit logic devices inputs should not ever float.

In many cases, functions or parts of functions of digital logic devices are unused, for example, when only two inputs of a triple-input AND gate are used or only three of the four buffer gates are used. Such input pins should not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. Specified below are the rules that must be observed under all circumstances. All unused inputs of digital logic devices must be connected to a high or low bias to prevent them from floating. The logic level that should be applied to any particular unused input depends on the function of the device. Generally they will be tied to GND or V_{CC} whichever make more sense or is more convenient. Floating outputs is generally acceptable, unless the part is a transceiver. If the transceiver has an output enable pin it will disable the outputs section of the part when asserted. This will not disable the input section of the I.O's so they also cannot float when disabled.



9.4.2 Layout Example



Figure 9-3. Layout Example

10 Device and Documentation Support

10.1 Documentation Support

10.1.1 Related Documentation

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

Table 10-1. Related Links

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY
SN74LV164A	Click here	Click here	Click here	Click here	Click here

10.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

10.3 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

10.4 Trademarks

TI E2E[™] is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

10.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

10.6 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



www.ti.com 22-Feb-2023

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
SN74LV164ABQAR	ACTIVE	WQFN	BQA	14	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LVA164	Samples
SN74LV164AD	ACTIVE	SOIC	D	14	50	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV164A	Samples
SN74LV164ADBR	ACTIVE	SSOP	DB	14	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV164A	Samples
SN74LV164ADGVR	ACTIVE	TVSOP	DGV	14	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV164A	Samples
SN74LV164ADR	ACTIVE	SOIC	D	14	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV164A	Samples
SN74LV164ANSR	ACTIVE	SO	NS	14	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	74LV164A	Samples
SN74LV164APW	ACTIVE	TSSOP	PW	14	90	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV164A	Samples
SN74LV164APWG4	ACTIVE	TSSOP	PW	14	90	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV164A	Samples
SN74LV164APWR	ACTIVE	TSSOP	PW	14	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV164A	Samples
SN74LV164APWRG4	ACTIVE	TSSOP	PW	14	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV164A	Samples
SN74LV164APWT	ACTIVE	TSSOP	PW	14	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV164A	Samples
SN74LV164ARGYR	ACTIVE	VQFN	RGY	14	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	LV164A	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

RoHS Exempt: Til defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

PACKAGE OPTION ADDENDUM

www.ti.com 22-Feb-2023

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN74LV164A:

Automotive: SN74LV164A-Q1

NOTE: Qualified Version Definitions:

Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects



www.ti.com 22-Feb-2023

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LV164ABQAR	WQFN	BQA	14	3000	180.0	12.4	2.8	3.3	1.1	4.0	12.0	Q1
SN74LV164ADBR	SSOP	DB	14	2000	330.0	16.4	8.35	6.6	2.4	12.0	16.0	Q1
SN74LV164ADGVR	TVSOP	DGV	14	2000	330.0	12.4	6.8	4.0	1.6	8.0	12.0	Q1
SN74LV164ADR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
SN74LV164ANSR	so	NS	14	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1
SN74LV164APWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74LV164APWT	TSSOP	PW	14	250	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74LV164ARGYR	VQFN	RGY	14	3000	330.0	12.4	3.75	3.75	1.15	8.0	12.0	Q1



www.ti.com 22-Feb-2023




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LV164ABQAR	WQFN	BQA	14	3000	210.0	185.0	35.0
SN74LV164ADBR	SSOP	DB	14	2000	356.0	356.0	35.0
SN74LV164ADGVR	TVSOP	DGV	14	2000	356.0	356.0	35.0
SN74LV164ADR	SOIC	D	14	2500	356.0	356.0	35.0
SN74LV164ANSR	SO	NS	14	2000	356.0	356.0	35.0
SN74LV164APWR	TSSOP	PW	14	2000	356.0	356.0	35.0
SN74LV164APWT	TSSOP	PW	14	250	356.0	356.0	35.0
SN74LV164ARGYR	VQFN	RGY	14	3000	356.0	356.0	35.0

PACKAGE MATERIALS INFORMATION

www.ti.com 22-Feb-2023

TUBE



*All dimensions are nominal

7 til dillionononono di o mominar								
Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
SN74LV164AD	D	SOIC	14	50	506.6	8	3940	4.32
SN74LV164APW	PW	TSSOP	14	90	530	10.2	3600	3.5
SN74LV164APWG4	PW	TSSOP	14	90	530	10.2	3600	3.5

DB (R-PDSO-G**)

PLASTIC SMALL-OUTLINE

28 PINS SHOWN




NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-150



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. QFN (Quad Flatpack No-Lead) package configuration.
- D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
- Pin 1 identifiers are located on both top and bottom of the package and within the zone indicated. The Pin 1 identifiers are either a molded, marked, or metal feature.
- G. Package complies to JEDEC MO-241 variation BA.



RGY (S-PVQFN-N14)


PLASTIC QUAD FLATPACK NO-LEAD

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No—Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Bottom View

Exposed Thermal Pad Dimensions


4206353-2/P 03/14

NOTE: All linear dimensions are in millimeters



RGY (S-PVQFN-N14)

PLASTIC QUAD FLATPACK NO-LEAD



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat—Pack QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com http://www.ti.com.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.



2.5 x 3, 0.5 mm pitch


PLASTIC QUAD FLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



www.ti.com


PLASTIC QUAD FLAT PACK-NO LEAD



- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for optimal thermal and mechanical performance.



PLASTIC QUAD FLAT PACK-NO LEAD




NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC QUAD FLAT PACK-NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



MECHANICAL DATA

NS (R-PDSO-G**)

14-PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



DGV (R-PDSO-G**)

24 PINS SHOWN

PLASTIC SMALL-OUTLINE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.

D. Falls within JEDEC: 24/48 Pins – MO-153 14/16/20/56 Pins – MO-194

D (R-PDSO-G14)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AB.



D (R-PDSO-G14)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



PW (R-PDSO-G14)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
- E. Falls within JEDEC MO-153



PW (R-PDSO-G14)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated