

256Mb/512Mb/1Gb SEMPER™ Flash

HYPERBUS™ interface, 1.8V/3.0V

Features

- CYPRESS[™] 45-nm MIRRORBIT[™] technology that stores two data bits in each memory array cell
- Sector architecture options
 - Uniform: Address space consists of all 256KB Sectors
 - Hybrid
 - Configuration 1: Address space consists of thirty-two 4KB sectors grouped either on the top or the bottom while the remaining sectors are all 256KB
 - Configuration 2: Address space consists of thirty-two 4KB sectors equally split between top and bottom while the remaining sectors are all 256KB
- Page Programming buffer of 256 or 512 bytes
- OTP secure silicon region (SSR) of 1024 bytes (32×32 bytes)
- HYPERBUS[™] interface
 - JEDEC eXpanded SPI (JESD251) compliant
 - DDR option runs up to 400-MBps (200MHz clock speed)
 - Supports data strobe (DS) to simplify the read data capture in high-speed systems
- Legacy (x1) SPI (1S-1S-1S)
 - JEDEC eXpanded SPI (JESD251) compliant
 - SDR option runs up to 21-MBps (166MHz clock speed)
- SEMPER[™] Flash with HYPERBUS[™] interface devices support default boot in legacy SPI (x1) or HYPERBUS[™] interface (x8)
- Functional safety features
 - Functional safety ISO26262 ASIL B compliant and ASIL D ready
 - Infineon[®] endurance flex architecture provides high-endurance and long retention partitions
 - Interface CRC detects errors on communication interface between host controller and SEMPER[™] Flash device
 - Data integrity CRC detects errors in memory array
 - SafeBoot reports device initialization failures, detects configuration corruption, and provides recovery options
 - Built-in error correcting code (ECC) corrects Single-bit Error and detects Double-bit Error (SECDED) on memory array data
 - Sector erase status indicator for power loss during erase
- Protection features
 - Advanced sector protection for individual memory array sector based protection
- AutoBoot enables immediate access to the memory array following power-on
- Hardware reset through CS# signaling method (JEDEC) AND individual RESET# pin
- Serial flash discoverable parameters (SFDP) describing device functions and features
- Device identification, manufacturer identification and unique identification
- Data integrity
 - 256Mb devices
 - Minimum 640,000 program-erase cycles for the main array
 - 512Mb devices
 - Minimum 1,280,000 program-erase cycles for the main array

Performance summary



- 1Gb devices
- Minimum 2,560,000 program-erase cycles for the main array
- All devices
 - Minimum 300,000 program-erase cycles for the 4KB sectors
 - Minimum 25 years data retention
- Supply voltage
 - 1.7V to 2.0V (HS-T)
 - 2.7V to 3.6V (HL-T)
- Grade / temperature range
 - Industrial (-40°C to +85°C)
 - Industrial plus (-40°C to +105°C)
 - Automotive AEC-Q100 grade 3 (-40°C to +85°C)
 - Automotive AEC-Q100 grade 2 (-40°C to +105°C)
 - Automotive AEC-Q100 grade 1 (-40°C to +125°C)
- Packages
 - 256Mb and 512Mb: 24-ball BGA $6\times8~mm$
 - 1Gb: 24-ball BGA $8 \times 8 \text{ mm}$

Performance summary

Maximum read rates

Transaction	Initial access latency (Cycles)	Clock rate (MHz)	MBps
SPI Read	0	50	6.25
SPI Fast Read	10	166	20.75
HYPERBUS™ Read DDR (HS-T)	16	200	400
HYPERBUS™ Read DDR (HL-T)	14	166	332

Typical Program and Erase rates

Operation	KBps
256B Page Programming (4KB Sector / 256KB Sector)	595 / 533
512B Page Programming (4KB Sector / 256KB Sector)	753 / 898
256KB Sector Erase	331
4KB Sector Erase	95

Typical current consumption

Operation	HL-T current (mA)	HS-T current (mA)
SDR Read 50MHz 10		10
DDR Read (HYPERBUS™)	75 (166MHz)	156 (200MHz)
Program	50	50
Erase	50	50
Standby (HS-T)	0.014	0.011
Deep Power Down (HS-T)	0.0022	0.0013



Data integrity

Data integrity

Program / Erase (PE) endurance - high endurance (256KB sectors)

Sectors in partition	Minimum PE cycles	Minimum retention time	Unit
512 (Default for 1Gb devices)	2,560,000		
508	2,540,000		
504	2,520,000		
256 (Default for 512Mb devices)	1,280,000		
252	1,260,000	2	Year
128 (Default for 256Mb devices)	640,000		
28	140,000		
24	120,000		
20	100,000		

Note Minimum cycles is for entire High Endurance Partition.

Program / Erase endurance - long retention partition (256KB sectors)

Minimum PE cycles	Minimum retention time	Unit	
500	25	Years	

Note Minimum cycles is for each sector.

Program / Erase endurance 4KB sector and nonvolatile register array

Flash memory type	Minimum cycles	Unit	Minimum retention time	Unit	
	500		25		
Program/Erase cycles per 4KB sector	300,000 Note It is required to restrict the power loss events to 300 times per sector during program or erase operation to achieve the mentioned endurance cycles.	PE cycles	2	Years	
Program/Erase cycles per Persistent Protection Bits (PPB) array or nonvolatile register array Note Each write transaction to a nonvolatile register causes a PE cycle on the entire nonvolatile register array.	500		25		



Table of contents

Table of contents

Features	
Performance summary	
Data integrity	
Table of contents	
1 Pinout and signal description	6
2 Interface overview	8
2.1 General description	
2.2 HYPERBUS [™] transaction protocol	10
2.3 Legacy (x1) SPI transaction protocol	
2.4 Embedded operations	
2.5 Register naming convention	17
2.6 HYPERBUS [™] transaction naming convention	17
2.7 Legacy (x1) SPI transaction naming convention	18
3 Address space maps	19
3.1 SEMPER™ Flash memory array	19
3.2 Address space overlays (ASO) (HYPERBUS™ only)	21
3.3 ID address space	
3.4 SFDP JEDEC JESD216 serial flash discoverable parameters (SFDP) space	23
3.5 Secure SSR address space	23
3.6 Registers (Legacy (x1) SPI only)	24
4 Features	
4.1 Error detection and correction	26
4.2 Infineon [®] Endurance Flex architecture (wear leveling)	31
4.3 Interface CRC	
4.4 Data integrity CRC	36
4.5 Data protection schemes	
4.6 SafeBoot	47
4.7 AutoBoot	52
4.8 Read transactions	53
4.9 Write transactions - Legacy (x1) SPI	63
4.10 Program	65
4.11 Erase	72
4.12 Suspend and resume embedded operation	76
4.13 Error types and reporting - HYPERBUS™	80
4.14 Error typer and reporting - Legacy (x1) SPI	81
4.15 Reset	82
4.16 Power modes	86
4.17 Power up and power down	87
5 Registers	
5.1 Register naming convention	
5.2 HYPERBUS [™] registers	90
5.3 Legacy (x1) SPI registers	106
6 Transaction table	124
6.1 HYPERBUS [™] transaction table	124
6.2 Legacy (x1) SPI transaction table	
7 Electrical characteristics	
7.1 Absolute maximum ratings	
7.2 Operating range	
7.3 Thermal resistance	
7.4 Capacitance characteristics	
7.5 Latchup characteristics	



Table of contents

7.6 DC characteristics	141
7.7 AC test conditions	144
8 Timing characteristics	145
8.1 Timing waveforms	148
9 Device identification	151
9.1 JEDEC SFDP Rev D header table	
9.2 JEDEC SFDP Rev D parameter table	152
9.3 xSPI profile 2	
9.4 Manufacturer and device ID	156
9.5 Unique ID	157
10 Package diagrams	158
11 Ordering information	
11.1 Valid combinations — standard grade	
11.2 Valid combinations — automotive grade / AEC-Q100	
Revision history	



Pinout and signal description

Pinout and signal description 1



24-ball BGA pinout configuration $^{[1]}$ Figure 1

Note
 Flash memory devices in BGA packages can be damaged if exposed to ultrasonic cleaning methods. The package, data integrity, or both may be compromised if the package body is exposed to temperatures above 150°C for prolonged periods of time.



Pinout and signal description

Table 1 **Signal description**

Symbol	Туре	Mandatory / optional	Description
CS#	Input	Mandatory	Chip Select (CS#) . All bus transactions are initiated with a HIGH to LOW transition on CS# and terminated with a LOW to HIGH transition on CS#. Driving CS# LOW enables the device, placing it in the Active mode. When CS# is driven HIGH, the device enters Standby mode, unless an internal embedded operation is in progress. All other input pins are ignored and the output pins are put in HIGH impedance state.
CK, CK# ^[2, 3]	Input	Mandatory	Clock (CK, CK#). Clock provides the timing of the serial interface. Single ended and differential clock modes are offered. Transactions are latched either on the rising edge of CK signal (single ended) or on the crossing of the CK and CK# signals (differential). In Legacy (x1) SPI interface, command, address and data inputs are latched on rising edge of the clock, and data is output on the falling edge of the clock. In HYPERBUS™ (x8) interface, for single ended clock, command, address and data input are latched with respect to the rising and falling edge of the CK. In differential clock mode, command, address and data inputs are latched with respect to the crossing of CK and CK#. Differential Clock. CK and CK# are used. Single Ended: CK is used (CK# is not used and can be left floating).
DS	Output	Mandatory	Read DS. DS is used for data read operations only and indicates output data valid for HYPERBUS™ interface. During a read transaction while CS# is LOW, DS toggles to synchronize data output until CS# goes HIGH. Output data during read transactions are edge aligned with DS.
DQ[7:0]	Input/Output	Mandatory	Serial Data (DQ[7:0]). Bidirectional signals that transfer command, address and data information. Legacy (x1) SPI Interface: DQ[0] is an input (SI) and DQ[1] is an output (SO). HYPERBUS™ (x8) Interface: DQ[7:0] are input and output.
RESET#	Input (weak pull-up)	Optional	Hardware Reset (RESET#) . When Low, the device will self initialize and return to the array read state. DS and DQ[7:0] are placed into the High-Z state when RESET# is Low. RESET# includes a weak pull-up, meaning, if RESET# is left unconnected it will be pulled up to the High state.
INT#	Output (open drain)	Optional	System Interrupt (INT#) . When LOW, the device is indicating that an internal event has occurred. This signal is intended to be used as a system level interrupt for the device to indicate that an on-chip event has occurred. INT# is an open-drain output.
RSTO#	Output (open drain)	Optional	Reset Output (RSTO#) . RSTO# is an open-drain output used to indicate when a power-on reset (POR) is occurring within the device and can be used as a system level reset signal. Upon completion of the internal POR the RSTO# signal will transition from low to high impedance after a user defined timeout period has elapsed. Upon transition to the high impedance state the external pull-up resistance will pull RSTO# High and the device immediately is placed into the Standby state. Transactions are blocked when RSTO# is LOW. During this period, the device cannot be selected, will not accept any transactions, and does not drive outputs other than RSTO#.
V _{CC}	Power supply	Mandatory	Core Power Supply
V _{CCQ}	Power supply	Mandatory	Input / Output Power Supply
V _{SS}	Ground supply	Mandatory	Core Ground
V _{SSQ}	Ground supply	Mandatory	Input / Output Ground
DNU	-	-	Do Not Use.

- Notes
 The clock is not required to be free running.
 CK and CK# are not true differential signals. They are compliment signals. Care must be taken to ensure system level terminations are properly designed in.



2 Interface overview

2.1 General description

The CYPRESS[™] SEMPER[™] Flash family of products are high-speed CMOS, MIRRORBIT[™] NOR Flash devices that are compliant with the JEDEC JESD251 eXpanded SPI (xSPI) specification. SEMPER[™] Flash is designed for Functional Safety with development according to ISO 26262 standard to achieve ASIL-B compliance and ASIL-D readiness.

SEMPER[™] Flash with HYPERBUS[™] interface devices support both the HYPERBUS[™] interface as well as legacy (x1) SPI. Both interfaces serially transfer transactions reducing the number of interface connection signals. SPI supports SDR whereas HYPERBUS[™] supports DDR.

The HYPERBUS[™] interface (DDR) transfers two data bytes per clock cycle on the data (DQ) signals. A read or program/write access consists of a series of 16-bit wide, one clock cycle data transfers at the internal HYPER-FLASH[™] core and two corresponding 8-bit wide, one-half-clock-cycle data transfers on the DQ signals. Both data and command/address information are transferred in DDR fashion over the 8-bit data bus. The clock input signals are used for signal capture by SEMPER[™] Flash when receiving command/address/data information on the DQ signals. The Read DS is an output from SEMPER[™] Flash that indicates when data is being transferred from the memory. DS is referenced to the rising and falling edges of CK during the data transfer portion of read operations. Command/address/write-data values are center aligned with the clock edges and read-data values are edge aligned with the transitions of DS.

Read and program/write operations to SEMPER[™] Flash are burst oriented. Read transactions can be specified to use either a wrapped or linear burst. During wrapped operation, accesses start at a selected location and continue for a configured number of locations in a group wrap sequence. During linear operation accesses start at a selected location and continue in a sequential manner until the read operation is terminated, when CS# returns HIGH. Write transactions transfer one or more16-bit values.

Each random read accesses a 32-Byte length and aligned set of data called a page. Each page consists of a pair of 16-byte aligned groups of array data called half-pages. Half-pages are aligned on 16-byte address boundaries. A read access requires two clock cycles to define the target half-page address and the burst type, then an additional initial latency. During the initial latency period the third clock cycle will specify the starting address within the target half-page. After the initial data value has been output, additional data can be read from the page on subsequent clock cycles in either a wrapped or linear manner. When configured in linear burst mode, while a page is being burst out, the device will automatically fetch the next sequential page from the MIRRORBIT[™] flash memory array. This simultaneous burst output while fetching from the array allows for a linear sequential burst operation that can provide a sustained output of 400/333-MBps data rate [1-Byte (8-bit data bus) * 2 (Data on both clock edges) * 200/166MHz = 400/333-MBps]

The erased state of each memory bit is a logic 1. Programming changes a logic 1 (HIGH) to a logic 0 (LOW). Only an erase operation can change a memory bit from a 0 to a 1. An erase operation must be performed on a complete sector (4KB or 256KB).

SEMPER[™] Flash provides a flexible sector architecture. The address space can be configured as either a uniform 256KB sector array, or a hybrid configuration 1 array where thirty-two 4KB sectors are either at the top or at the bottom while the remaining sectors are all 256KB, or a hybrid configuration 2 array where the thirty-two 4KB sectors are equally split between the top and the bottom while the remaining sectors are all 256KB.

The page programming buffer used during a single programming operation is configurable to either 256 bytes or 512 bytes. The 512 byte option provides the highest programming throughput.





Figure 2 Logic block diagram

The SEMPER[™] Flash family consists of multiple densities with, 1.8V and 3.0V core and I/O voltage options.

The device control logic is subdivided into two parallel operating sections: the Host Interface Controller (HIC) and the embedded algorithm controller (EAC). The HIC monitors signal levels on the device inputs and drives outputs as needed to complete read, program and write data transfers with the host system. The HIC delivers data from the currently entered address map on read transfers; places write transfer address and data information into the EAC command memory, and notifies the EAC of power transition, and write transfers. The EAC interrogates the command memory, after a program or write transfer, for legal command sequences and performs the related embedded algorithms (EA).

Changing the nonvolatile data in the memory array requires a sequence of operations that are part of EA. The algorithms are managed entirely by the internal EAC. The main algorithms perform programming and erase of the main flash array data. The host system writes command codes to the flash device. The EAC receives the command, performs all the necessary steps to complete the transaction, and provides status information during the progress of an EA.

In addition to the mandatory signals CS#, CK, SI/DQ0, SO/DQ1, DQ [7:2] and DS, the SEMPER[™] Flash devices also include optional signals CK#, RESET#, INT# and RSTO#. When RESET# transitions from LOW to HIGH the device returns to the default state that occurs after an internal POR. The DS is synchronized with the output data during read transactions enabling host system to capture data at high clock frequency operation. The INT# is an open-drain output can provide an interrupt to the HYPERFLASH[™] master to indicate when the HYPERFLASH[™] transitions from busy to ready at the end of a program or erase operation or to indicate the detection of an ECC error during read. The RSTO# is an open-drain output used to indicate when a POR is occurring within the device and can be used as a system level reset signal. Upon completion of the internal POR the RSTO# signal will transition from LOW to HIGH impedance after a user defined timeout period has expired. Upon transition to the HIGH impedance state, the external pull-up resistance will pull RSTO# HIGH and the device immediately is placed into the Standby state.

Infineon[®] Endurance Flex architecture provides system designers the ability to customize SEMPER[™] Flash's endurance and retention for their specific application. The host defines partitions for high endurance or long retention, providing up to 1+ million cycles or 25 years of data retention.

SEMPER[™] Flash devices support error detection and correction by generating an embedded hamming ECC during memory array programming. This ECC code is then used for single-bit and double-bit error detection and single-bit correction during read.



SEMPER[™] Flash devices have built-in diagnostic features providing the host system with the device status.

- Program and erase operation: Reporting of program or erase success, failure and suspend statuses
- Error detection and correction: 1-bit and/or 2-bit error status with address trapping and error count
- Data integrity check: Error detection over memory array contents
- Interface CRC: Error detection over interface transactions
- SafeBoot: Reporting of proper flash device initialization and configuration corruption recovery
- · Sector erase status: Reporting of erase success or failure status per sector
- Sector erase counter: Counts the number of erase cycles per sector

2.2 HYPERBUS[™] transaction protocol

Transaction

All bus transactions can be classified as either read or write. A bus transaction is started with CS# going LOW with CK = LOW and CK# = HIGH. The transaction to be performed is presented to the SEMPER[™] Flash device during the first three clock cycles in a DDR manner using all six clock edges. These first three clocks transfer three words of Command / Address (CA0, CA1, CA2) information to define the transaction characteristics:

- Read or write transaction.
- Whether the transaction will be to the memory array or to register space.
 - Although the HYPERBUS[™] protocol provides for slave devices that have both memory and register address spaces, SEMPER[™] Flash memories described in this specification do not differentiate between memory and registers as separate address spaces. There is a single address space selected by any transaction, independent of whether the transaction indicates the target location is in memory space or register space. Write transactions always place the transaction address and data into a command register set (buffer). Read transactions return data from the memory array or from a register address space window that has been temporarily overlaid within the single address space by the execution of commands. The single address space with register space overlays methodology is backward compatible with legacy parallel NOR Flash devices.
- Whether a transaction will use a linear or wrapped burst sequence.
 - Linear and wrapped burst are fully supported for read transactions. SEMPER[™] Flash also supports Hybrid burst which combines one wrapped burst followed by linear burst.
 - SEMPER[™] Flash write transactions do not support burst sequence and ignore the burst type indication. Write command transactions transfer a single word per write. Only the Word Program command write data transfer may be done with a linear burst.
- The target half-page address (row and upper order column address).
- The target Word (within half-page) address (lower order column address).

Once the transaction has been defined, a number of idle clock cycles are used to satisfy any read latency requirements before data is transferred. Once the target data has been transferred the HYPERBUS[™] master host completes the transaction by driving CS# HIGH with CK = LOW and CK# = HIGH. Data is transferred as 16-bit values with the first eight bits (15–8) transferred on a HIGH going CK (write data or CA bits) or DS edge (read data) and the second eight bits (7–0) being transferred on the LOW going CK or DS edge. Data transfers during read or write operations can be ended at any time by bringing CS# HIGH when CK = LOW and CK# = HIGH. Read data is edge aligned with DS transitions and Write data is center aligned with clock edges.



Table 2 Command / Address bit assignment							
CA bit#	Bit name	Bit function					
47	R/W#	Identifies the transaction as a Read or Write. 1 = Read operation 0 = Write operation Target space is defined in CA46.					
46	Target	Indicates whether the Read or Write operation accesses the memory or register spaces. 0 = Memory space 1 = Register space The register space is intended to be used by volatile memory and peripheral devices. The HYPERFLASH [™] devices will not take advantage of this feature and this bit should be set to 0 during Read or Write trans- actions.					
45	Burst Type	Indicates whether the burst will be linear or wrapped. 0 = Wrapped burst 1 = Linear burst					
44–39 (1Gb) 44–38 (512Mb) 44–37 (256Mb)	Reserved	Reserved for future address expansion. Reserved bits should be set to 0 by the host controller.					
38–16 (1Gb) 37–16 (512Mb) 36–16 (256Mb)	Row and Upper Column Address	Half page component of target address.					
15-3	Reserved	Reserved for future column address expansion. Reserved bits should be set to 0 by the host controller.					
2-0	Lower Column Address	Lower Column component of the target address: System word address bits A2–0 selecting the starting word within a half-page.					

Transaction capture

CK/CK# mark the transfer of each bit or group of bits between the host and memory. Command, address and write data bits transfer occurs on CK edges or CK/CK# crossing.

Note All attempts to read the flash memory array during a program or erase (embedded operations) are ignored. The embedded operation will continue to execute without any effect. A very limited set of commands are accepted during an embedded operation.

Read

CA0 indicates that a read operation is to be performed and also indicates the burst type (wrapped or linear). Read operations begin the internal array access as soon as the half-page address has been presented in CA0 and CA1. CA2 identifies the target word address within the chosen half-page. The host then continues clocking for a number of cycles defined by the latency count setting in the Configuration Register. Once these latency clocks have been completed the memory starts to simultaneously transition the Data Strobe (DS) and begins outputting the target data. New data is output in an edge aligned fashion upon every transition of DS. Data will continue to be output as long as the host continues to transition the clock (CK and CK#). Wrapped bursts will continue to wrap within the burst length and linear burst will output data in a sequential manner across page boundaries. A Hybrid Burst provides one initial wrapped burst followed by linear burst, as described in Burst types on page 57. Wrapped reads can be performed from the main array, the SFDP Tables and the Secure Silicon Region (SSR). Read transfers can be ended at any time by bringing CS# High when CK = Low and CK# = High.

When a linear burst reaches the last address in the array, if the burst continues, the address counter will wrap around and roll back to address 000000h, allowing the read sequence to be continued indefinitely. The entire memory can therefore be read out with one single read instruction.

The 16-byte and 32-byte wrapped bursts do not cross page boundaries and do not incur inter-page boundary crossing latencies. For a 64-byte wrapped burst read, a latency may occur during the target address to next page boundary crossing, depending on the starting address (see Table 48).

Inter-page boundary latency can be avoided by choosing double initial latency CFR2x[7] option. This allows the device to fetch two consecutive pages during each access allowing latency free data access.





Read operation (Single initial latency)^[4, 5, 6, 7, 8] **Figure 3**

Write operations

A write operation starts with the first three clock cycles providing the CAx (Command / Address) information indicating the transaction characteristics. The Burst Type bit CA[45] is "don't care" because the SEMPER™ Flash device only supports a single write transaction of 16-bit or a continuous linear write burst that is only supported when loading data during a Word Program command. Immediately following the CA information the host is able to transfer the write data on the DQ bus. The first byte (A) of data is presented on the rising edge of CK and the second byte (B) is presented on the falling edge of CK. Write data is center aligned with the CK/CK# inputs. Write transfers can be ended at any time by bringing CS# HIGH when CK = LOW and CK# = HIGH.





Notes

- Transactions must be initiated with CK = LOW and CK# = HIGH. CS# must return HIGH before a new transaction is initiated. 4.
- Read access from the flash array starts once CA[23:16] is captured. 5.
- The read latency is defined by the Read Latency value in the Volatile Configuration Register (or the Nonvolatile Configuration Register). 6.
- In this example of a read operation, the Latency Count was set to four clocks. Data out during a Register Read transaction is only valid during the first word output by the device. Subsequent data values output if CK/CK# continue 8.
- to toggle while CS# remains LOW are undefined.
- DS will be driven Low as long as CS# is LOW but is not used during Write transactions.
 Write operations are limited to a transaction of a single word (16-bit) or a linear write burst supported only when loading data during a Word Program command.



2.3 Legacy (x1) SPI transaction protocol

Transaction

- During the time that CS# is active (Low) the clock signal (CK) is toggled while command information is first transferred on the data input (SI/DQ0) signal followed by address and data from the host to the flash device. The clock continues to toggle during the transfer of read data from the flash device to the host (SO/DQ1) or write data from the host to the flash device (SI/DQ0). When the host has transferred the desired amount of data, the host drives the CS# inactive (High). The period during which CS# is active is called a transaction on the bus.
- While CS# is inactive, the CK is not required to toggle.
- The command transfer occurs at the beginning of every transaction. The address, latency cycles, and data transfer phases are optional and their presence depends on the protocol mode or command transferred.

Transaction capture

• CK marks the transfer of each bit or group of bits between the host and memory. Command, address and write data bits transfer occurs on CK rising edge.

Note All attempts to read the flash memory array during a program or erase (embedded operations) are ignored. The embedded operation will continue to execute without any effect. A very limited set of commands are accepted during an embedded operation. These are discussed in **Suspend and resume embedded operation on page 76**.

Protocol

- The legacy (x1) SPI mode is the default protocol following Power-on-Reset (POR) but, flash devices can be configured to boot-up in the HYPERBUS[™] mode.
- Each transaction begins with an 8-bit (1-byte) command. The command selects the type of information transfer or device operation to be performed.
- This protocol uses SI/DQ[0] to transfer information from host to flash device and SO/DQ[1] to transfer information from flash device to host. On each DQ, information is placed on the DQ line in Most Significant bit (MSb) to least significant bit (LSb) order within each byte. Sequential address bytes are transferred in highest order to lowest order sequence. Sequential data bytes are transferred in lowest address to highest address order.
- DQ[7:2] are not used for data transfer period. Hence, the DQ[7:2] signals will be high impedance.

2.3.1 Transaction details



Figure 5 SPI transaction with command input

256Mb/512Mb/1Gb SEMPER[™] Flash HYPERBUS[™] interface, 1.8V/3.0V



Interface overview

















256Mb/512Mb/1Gb SEMPER[™] Flash HYPERBUS[™] interface, 1.8V/3.0V



Interface overview







Figure 11 SPI read transaction with command and address input (output latency)



Figure 12 SPI read transaction with command and address input (no output latency)





Figure 13 SPI transaction with output data sequence (AutoBoot)

2.4 Embedded operations

2.4.1 Embedded algorithm controller (EAC)

The EAC takes transactions from the host system for programming and erasing the flash memory arrays and performs all the complex operations needed to change the nonvolatile memory state. This frees the host system from any need to manage the program and erase processes.

There are five EAC operation categories:

- Deep power down (DPD)
- Standby (Read mode)
- Address space switching
- Embedded algorithms (EA)
- Advanced sector protection (ASP) management

2.4.1.1 Deep power down (DPD)

In the DPD mode, current consumption is driven to the lowest level. The DPD mode must be entered while the device is in the Standby state while not in an ASO.

Note that the device maintains its configuration during DPD. In other words, the device exits DPD in the same state as it went in. However, ECC related registers (ECC status, error detection counter, and address trap) will not maintain their state and will get reset upon DPD exit.

Note that a configuration option exists where the device can power-up in DPD. If selected, CS# must be held High during POR to enter DPD.

2.4.1.2 Standby

In the Standby State current consumption is greatly reduced. The EAC enters its Standby State when no command is being processed and no EA is in progress. If the device is deselected (CS# = High) during an EA, the device still draws active current until the operation is completed (I_{CC4}).

2.4.1.3 Address space switching - HYPERBUS[™] only

Writing specific address and data sequences (transactions) switch the memory device address space from the flash memory array to one of the address space overlays (ASO).

Embedded algorithms operate on the information visible in the currently active (entered) ASO. The system continues to have access to the ASO until the system issues an ASO Exit command, performs a Hardware Reset, or until power is removed from the device. An ASO Exit Command switches from an ASO back to the flash Memory Array address space. The transaction accepted when a particular ASO is entered are listed between the ASO Enter and Exit transactions in the transaction table. See **Transaction table on page 124** for address and data requirements for all transaction sequences.

Note that while in any mode, the Status Register read transaction may be issued to cause the Status Register ASO to appear at every word address in the device address space.



2.4.1.4 Embedded algorithms (EA)

Changing the nonvolatile data in the memory array requires a complex sequence of operations that are called Embedded Algorithms (EA). The algorithms are managed entirely by the device's internal EAC. The main algorithms perform programming and erase of the main array data and the ASOs in HYPERBUS[™]. The host system writes command codes to the flash device address space. The EAC receives the commands, performs all the necessary steps to complete the command, and provides status information during the progress of an EA.

2.4.1.5 Advanced sector protection (ASP) management

ASP provides protection methods to disable or enable programming or erase operations in any or all sectors. The EAC manages this protection to maintain data integrity.

2.5 Register naming convention



Figure 14 Register naming convention



Figure 15 Register bit naming convention

2.6 HYPERBUS[™] transaction naming convention







2.7 Legacy (x1) SPI transaction naming convention







3 Address space maps

The address space for the SEMPER[™] Flash family contains addressing for the main memory array, address space overlays (ASO), manufacturer ID, device ID, unique ID, Serial Flash Discoverable Parameters (SFDP), SSR, and registers.



Figure 18 SEMPER[™] Flash address space map overview

3.1 SEMPER[™] Flash memory array

The main flash array is divided into units called physical sectors.

The HL-T/HS-T family sector architecture supports the following options:

- 256Mb, 512Mb, 1Gb supports 256KB Uniform sector options
- 256Mb, 512Mb, 1Gb Hybrid sector options
 - Configuration 1 Physical set of thirty-two 4KB sectors and one 128KB sector at the top or bottom of address space with all remaining sectors of 256KB
 - Configuration 2 Physical set of sixteen 4KB sectors and one 192KB sector at both the top and bottom of the address space with all remaining sectors of 256KB

The combination of the sector architecture selection bits in Configuration registers support the different sector architecture options of the SEMPER[™] Flash family. See **Registers on page 89** for more information.

	S26HL01GT and S26HS01GT		S	S26HL512T and S26HS512T		S26HL256T and S26HS256T			
Sector Size (KB)	Sector count	Sector range	Word address range (sector starting address-sectorending address)	Sector count	Sector range	Word address range (sector starting address-sector ending address)	Sector count	Sector range	Word address range (sector starting address-sectorending address)
		SA00	0000000h-001FFFFh		SA00	0000000h-001FFFFh		SA00	00000000h-0001FFFFh
256	512	:	:	256	:	:	128	:	:
		SA511	3FE0000h-3FFFFFh		SA255	1FE0000h-1FFFFFh		SA127	0FE0000h-0FFFFFh

Table 3256KB uniform sector address map



Top hybrid configuration 1 thirty-two 4KB sectors and 256KB uniform sectors address map							
Main array sector size	Parameter-sector number	Address size	Address range (16-bit)	Notes			
	0	4KB	0000000h-00007FFh	Start of Parameter-Sector 0			
	1	4KB	0000800h-0000FFFh	Parameter-Sector 1			
	2	4KB	0001000h-00017FFh	Parameter-Sector 2			
256KB							
	30	4KB	000F000h-000F7FFh	Parameter-Sector 30			
	31	4KB	000F800h-000FFFFh	End of Parameter-Sector 31			
	Exposed Portion of Main Array Sector 0	128KB	0010000h-001FFFFh	Mapped to exposed portion of Main Array Sector 0			

Table 5Bottom hybrid configuration 1 thirty-two 4KB sectors and 256KB uniform sectors address
map

Main array sector size	Parameter-sector number	Address size	Address range (16-bit)	Notes
	Exposed portion of last sector in main array	128KB	xx00000h-xx0FFFFh	Mapped to exposed portion of Main Array Sector (last)
	0	4KB	xx10000h-xx107FFh	Start of Parameter-Sector 0
256KB	1	4KB	xx10800h-xx10FFFh	Parameter-Sector 1
	30	4KB	xx0F000h-xx0F7FFh	Parameter-Sector 30
	31	4KB	xx1F800h-xx1FFFFh	End of Parameter-Sector 31

Table 6Hybrid configuration 2 bottom sixteen and top sixteen 4KB sectors address map

Main array sector size	Parameter-sector number	Address size	Address range (16-bit)	Notes
	0	4KB	0000000h-00007FFh	Start of Parameter-Sector 0
	1	4KB	0000800h-0000FFFh	Parameter-Sector 1
	2	4KB	0001000h-00017FFh	Parameter-Sector 2
	15	4KB	0007800h-007FFFh	Parameter-Sector 15
	Exposed Portion of Main Array Sector 0	192KB	008000h-001FFFFh	Mapped to exposed portion of Main Array Sector 0
256KB				
	Exposed portion of last sector in main array	192KB	xx00000h-xx17FFFh	Mapped to exposed portion of Main Array Sector (last)
	0	4KB	xx18000h-xx187FFh	Start of Parameter-Sector 0
	1	4KB	xx18800h-xx18FFFh	Parameter-Sector 1
	i			
	14	4KB	xx1F000h-xx1F7FFh	Parameter-Sector 14
	15	4KB	xx1F800h-xx1FFFFh	End of Parameter-Sector 15

These are condensed tables that use a couple of sectors as references. There are address ranges that are not explicitly listed. All 4KB sectors have the pattern xxxx000h-xxxx7FFh. All 256KB sectors have the pattern xxx0000h-xxx1FFFh.



3.2 Address space overlays (ASO) (HYPERBUS[™] only)

Although the HYPERBUS[™] protocol provides for slave devices that have both memory and register address spaces, SEMPER[™] Flash devices described in this specification do not differentiate between memory and registers as separate address spaces. There is a single address space selected by any transaction, independent of whether the HYPERBUS[™] transaction indicates the target location is in memory space or register space of the selected device.

Write transactions always place the transaction address and data into a command register set (buffer).

Read transactions return data from the memory array or from a register address space window that has been temporarily overlaid within the single address space by the execution of commands. The single address range with register space overlays methodology is backward compatible with legacy parallel NOR Flash memory program and erase software drivers.

There are several separate address spaces that may appear within the address range of the flash memory device. One address space is visible (entered) at any given time.

- Flash Memory Array: the main nonvolatile memory array used for storage of data that may be randomly accessed by read operations.
- ID/SFDP (ID): a flash memory array used for CYPRESS[™] factory programmed device characteristics information. This area contains the Device Identification (ID), Unique ID (UID) and Serial Flash Discoverable Parameter (SFDP) parameters/tables.
- SSR: a 1024B OTP nonvolatile memory array used for CYPRESS[™] factory programmed permanent data, and customer programmable permanent data.
- ASP configuration register: a register to configure the device's data protection schemes.
- Password (PSWD): an OTP nonvolatile array used to store a 64-bit password used to enable changing the state of the PPB Lock Bit when using Password Mode Sector Protection.
- Persistent Protection Bits (PPB): a nonvolatile memory array with one bit for each Sector. When programmed, each bit protects the related Sector from erasure and programming.
- PPB Lock Bit (PPBL): a Volatile Register bit used to enable or disable programming and erase of the PPB bits.
- Dynamic Protection Bits (DYB): a volatile array with one bit for each Sector. When set, each bit protects the related Sector from erasure and programming.
- ECC Status (ECCST): read the ECC Status, address of ECC error and total ECC error count.
- Data Integrity Check (DICRC): read the memory array data CRC check-value.
- Interface CRC (ICRC): read the interface CRC check-value.
- AutoBoot (ATB): a Nonvolatile Register to set the starting address and delay for AutoBoot feature.
- Sector Erase Count (SEC): a 32-bit value showing the number of times a sector has been erased.
- Infineon[®] Endurance Flex architecture's pointers (EFP): a set of five Nonvolatile registers to configure four pointers to choose between either high endurance or long retention memory regions.
- Status or Peripheral Registers: register access used to display EA status and read or write other registers.

The flash memory array is the primary and default address space but, it may be overlaid by one other address space, at any one time. Each alternate address space is called an ASO.

Each ASO replaces (overlays) either the sector selected by the command that enters the ASO or the entire flash device address range, depending on the ASO entry command. If only one sector is overlaid by an ASO the remaining sectors of the memory array remain readable. Any address range not defined by a particular ASO address map, is reserved for future use. Unless otherwise stated all read accesses outside of an ASO address map returns non-valid (undefined) data. The locations will display actively driven data but their meaning is not defined.



There are multiple address map modes that determine what appears in the flash device address space at any given time:

- Read mode
- Status register (SR) mode
- ASO mode
- Peripheral register mode

In Read mode, the entire Flash Memory Array may be directly read by the host system memory controller. The memory device EAC, puts the device in Read mode during Power-On or after a Hardware Reset or after an EA is suspended. Read accesses and commands are accepted in Read mode. A subset of commands is accepted in Read mode when an EA is suspended.

While in any mode, the Status Register read command may be issued to cause the Status Register ASO to appear at every word address in the device address space. In this Status Register ASO mode, the device interface waits for a read access and, any write access is ignored. The next read access to the device accesses the content of the Status Register, exits the Status Register ASO, and returns to the previous (calling) mode in which the Status Register read command was received.

Similarly, commands that read and write other registers use Peripheral Register mode, in which the register appears in a temporary ASO that is automatically exited after the read or write of the command selected register. The read or write occurs in the last cycle of the register access command sequence.

In EA mode, the EAC is performing an Embedded Algorithm, such as programming or erasing a nonvolatile memory array. While in EA mode, none of the Flash Memory Array is readable. While in EA mode, only the Program / Erase Suspend command or the Status Register Read command will be accepted. All other commands are ignored. Thus, no other ASO may be entered from the EA mode.

In ASO mode, one of the remaining overlay address spaces is entered (overlaid on the Flash Memory Array address map). Only one ASO may be entered at any one time. Commands to the device affect the currently entered ASO. Only certain commands are valid for each ASO. These are listed in each ASO related section of **Table 120**.

The following ASOs have nonvolatile data that may be programmed to change 1s to 0s:

- SSR
- ASP Configuration Register (ASPR)
- Persistent Protection Bits (PPB)
- Password
- AutoBoot
- Infineon[®] Endurance Flex architecture's Data Pointers

• Only the PPB and AutoBoot ASOs have nonvolatile data that may be erased to change 0s to 1s.

When a program or erase command is issued while one of the nonvolatile ASOs is entered, the EA operates on the ASO. The ASO is not readable while the EA is active. When the EA is completed the ASO remains entered and is again readable. Suspend and Resume commands are ignored during an EA operating on any of these ASOs.

The Peripheral Register mode is used to manage the POR Timer, Interrupt Configuration Register, Interrupt Status Register, Volatile Configuration Register, and the Nonvolatile Configuration Register.



3.3 ID address space

This particular region of the memory is assigned to manufacturer, device, and unique identification:

- The manufacturer identification is assigned by JEDEC (see Table 134 and Table 135).
- The device identification is assigned by Infineon[®] (see Table 134 and Table 135).
- A 64-bit unique number is located in 8 bytes of the Unique Device ID address space. This Unique ID can be used as a software readable serial number that is unique for each device (see **Table 136**).

There is no address space defined for these IDs as they can be read by providing the respective transactions only. The transactions do not need the address to read these IDs. The data in this address space is read-only data.

3.4 SFDP JEDEC JESD216 serial flash discoverable parameters (SFDP) space

Table 7SFDP overview address map

Byte address		Description
0000h	0000h	Location zero within JEDEC JESD216D SFDP space - start of SFDP header
,,,,		Remainder of SFDP header followed by undefined space
0100h	0080h	Start of SFDP parameter tables. The SFDP parameter table data starting at 0100h.
		Remainder of SFDP parameter tables followed by either more parameters or undefined space

The SFDP standard provides a consistent method of describing the functional and feature capabilities of this serial flash device in a standard set of internal parameter tables. These parameter tables can be interrogated by host system software to enable adjustments needed to accommodate divergent features. The SFDP address space has a header starting at address zero that identifies the SFDP data structure and provides a pointer to each parameter. The SFDP address space is programmed by Infineon[®] and read-only for the host system.

HYPERBUS[™] accesses the ID-SFDP ASO by issuing the ID-SFDP Entry command sequence during Read mode. SFDP is an Address Overlay and must be mapped to a Sector Address (SA). Legacy (x1) SPI uses RSFDP_3_0 transaction to access SFDP and does not require an Address Overlay which must be omitted for Legacy (x1) SPI (see **Table 130** through **Table 133**).

3.5 Secure SSR address space

Each HS/L-T family memory device has a 1024-byte SSR which is OTP address space. This address space is separate from the main flash array. The SSR area is divided into 32 individually lockable, 32-byte aligned and length regions.

In the 32-byte region starting at address zero:

- The 16 lowest bytes contain a 128-bit random number. The random number cannot be written to, erased or programmed and any attempts will return an PRGERR flag.
- The next four bytes are used to provide one bit per secure region (32 bits in total) to permanently protect once set to "0" from writing, erasing or programming.
- All other bytes are reserved.

The remaining regions are erased when shipped from CYPRESS™, and are available for programming of additional permanent data.



Table 8SSR address map

Region	Byte address range	Contents	Initial delivery state
	000h	LSB of CYPRESS™ Programmed Random Number	
			CYPRESS™ Programmed Random Number
	00Fh	MSB of CYPRESS™ Programmed Random Number	
Region 0	010h to 013h	Region Locking Bits Byte 10h [bit 0] locks region 0 from programming when = 0 Byte 13h [bit 7] locks region 31 from programming when = 0	All Bytes = FFh
	014h to 01Fh	Reserved for Future Use (RFU)	
Region 1	020h to 03Fh	Available for User Programming	
Region 2	040h to 05Fh		All Bytes = FFh
Region 31	3E0h to 3FFh		

3.6 Registers (Legacy (x1) SPI only)

Registers are small groups of memory cells used to configure how the HS/L-T family memory device operates, or to report the status of device operations. The registers are accessed by specific commands and addresses. **Table 9** shows the address map for every available register in Legacy (x1) SPI in this flash memory device.

Function	Register type	Register name	Volatile component address (hex)	Nonvolatile component address (hex)
Device Status	Status Register 1	STR1N[7:0], STR1V[7:0]	0x00800000	0x0000000
	Status Register 2	STR2V[7:0]	0x00800001	N/A
	Configuration Register 1	CFR1N[7:0], CFR1V[7:0]	0x00800002	0x00000002
Device	Configuration Register 2	CFR2N[7:0], CFR2V[7:0]	0x00800003	0x0000003
Configuration	Configuration Register 3	CFR3N[7:0], CFR3V[7:0]	0x00800004	0x00000004
	Configuration Register 4	CFR4N[7:0], CFR4V[7:0]	0x00800005	0x00000005
Interface CRC	Interface CRC Enable Register	ICEV[7:0]	0x00800008	N/A
	Infineon [®] Endurance Flex Architecture Selection Register 0 [7:0]	EFX0O[7:0]		0x00000050
	Infineon [®] Endurance Flex Architecture Selection Register 0 [15:8]	EFX0O[15:8]		0x00000051
	Infineon [®] Endurance Flex Architecture Selection Register 1 [7:0]	EFX1O[7:0]		0x0000052
	Infineon [®] Endurance Flex Architecture Selection Register 1 [15:8]	EFX1O[15:8]		0x00000053
Infineon [®] Endurance Flex	Infineon [®] Endurance Flex Architecture Selection Register 2 [7:0]	EFX2O[7:0]		0x00000054
architecture	Infineon [®] Endurance Flex Architecture Selection Register 2 [15:8]	EFX2O[15:8]	– N/A	0x00000055
	Infineon [®] Endurance Flex Architecture Selection Register 3 [7:0]	EFX3O[7:0]		0x00000056
	Infineon [®] Endurance Flex Architecture Selection Register 3 [15:8]	EFX3O[15:8]		0x00000057
	Infineon [®] Endurance Flex Architecture Selection Register 4 [7:0]	EFX4O[7:0]		0x00000058
	Infineon [®] Endurance Flex Architecture Selection Register 4 [15:8]	EFX4O[15:8]		0x00000059

Table 9Register address map (Legacy (x1) SPI only)



Table 9 Register address map (Legacy (x1) SPI only) (Continued)

Function	Register type	Register name	Volatile component address (hex)	Nonvolatile component address (hex)	
Interrupt Pin	Interrupt Configuration Register	INCV[7:0]	0x00800068		
	Interrupt Status Register	INSV[7:0]	0x00800067		
	ECC Status Register	ESCV[7:0]	0x00800089		
	ECC Error Detection Count Register [7:0]	ECTV[7:0]	0x0080008A		
	ECC Error Detection Count Register [15:8]	ECTV[15:8]	0x0080008B	N/A	
Fror Correction	ECC Address Trap Register [7:0]	EATV[7:0]	0x0080008E		
	ECC Address Trap Register [15:8]	EATV[15:8]	0x0080008F		
	ECC Address Trap Register [23:16]	EATV[23:16]	0x00800040		
	ECC Address Trap Register [31:24]	EATV[31:24]	0x00800041		
	AutoBoot Register [7:0]	ATBN[7:0]		0x0000042	
	AutoBoot Register [15:8]	ATBN[15:8]		0x00000043	
lutoBoot	AutoBoot Register [23:16]	ATBN[23:16]	N/A	0x00000044	
	AutoBoot Register [31:24]	ATBN[31:24]		0x00000045	
	Sector Erase Count Register [7:0]	SECV[7:0]	0x00800091		
rase Count	Sector Erase Count Register [15:8]	SECV[15:8]	0x00800092		
	Sector Erase Count Register [23:16]	SECV[23:16]	0x00800093		
	Data Integrity Check CRC Register [7:0]	DCRV[7:0]	0x00800095	N/A	
	Data Integrity Check CRC Register [15:8]	DCRV[15:8]	0x00800096		
Data Integrity Check	Data Integrity Check CRC Register [23:16]	DCRV[23:16]	0x00800097		
	Data Integrity Check CRC Register [31:24]	DCRV[31:24]	0x00800098		
	Advanced Sector Protection Register [7:0]	ASPO[7:0]	N1/A	0x0000030	
	Advanced Sector Protection Register [15:8]	ASPO[15:8]	N/A	0x0000031	
	ASP PPB Lock Register (Persistent Protection Block)	PPLV[7:0]	0x0080009B	N/A	
	ASP Password Register [7:0]	PWDO[7:0]		0x00000020	
	ASP Password Register [15:8]	PWDO[15:8]	1	0x00000021	
Protection and Security	ASP Password Register [23:16]	PWDO[23:16]	1	0x00000022	
county	ASP Password Register [31:24]	PWDO[31:24]		0x0000023	
	ASP Password Register [39:32]	PWDO[39:32]	N/A	0x00000024	
	ASP Password Register [47:40]	PWDO[47:40]	1	0x0000025	
	ASP Password Register [55:48]	PWDO[55:48]	1	0x00000026	
	ASP Password Register [63:56]	PWDO[63:56]	1	0x00000027	



4 Features

4.1 Error detection and correction

SEMPER[™] Flash family devices support error detection and correction by generating an embedded hamming ECC during memory array programming. This ECC code is then used for error detection and correction during read operations. The ECC is based on a 16-byte data unit. When the 16-byte data unit is loaded into the Program Buffer and is transferred to the 128-bits flash memory array Line for programming (after an erase), an 8-bit ECC for each data unit is also programmed into a portion of the memory array that is not visible to the host system software. This ECC information is then checked during each Flash array read operation. Any 1-bit error within the data unit will be corrected by the ECC logic. The 16-byte data unit is the smallest program granularity on which ECC is enabled.

When any amount of data is first programmed within a 16-byte data unit, the ECC value is set for the entire data unit. If additional data is subsequently programmed into the same data unit, without an erase, then the ECC for that data unit is disabled and the 1-bit ECC disable bit is set. A sector erase is needed to again enable ECC on that data unit.

These are automatic operations transparent to the user. The transparency of the ECC feature enhances data reliability for typical programming operations which write data once to each data unit while also facilitating software compatibility with previous generations of products by still allowing for single-byte programming and bit-walking (in this case, ECC will be disabled) in which the same data unit is programmed more than once.



Figure 19 16-Byte ECC data unit example

SEMPER[™] NOR Flash supports 2-bit error detection as the default ECC configuration. In this configuration, any 1-bit error in a data unit is corrected and any 2-bit error is detected and reported. The 16-byte unit data requires a 9-bit ECC for 2-bit error detection. When 2-bit error detection is enabled, byte-programming, bit-walking, or multiple program operations to the same data unit (without an erase) are not allowed and will result in a Program Error. Changing the ECC mode from 1-bit error detection to 2-bit error detection, or from 2-bit error detection to 1-bit error detection will invalidate all the ECC syndromes related to data in the memory array. When changing the ECC mode, the host must first erase all sectors in the device. If the ECC mode is changed without erasing programmed data, subsequent read operations will result in undefined behavior.



4.1.1 ECC error reporting

There are five methods for reporting to the host system when ECC errors are detected.

- ECC Data Unit Status provides the status of 1-bit or 2-bit errors in data units.
- The Address Trap Register captures the address location of the first ECC error encountered after POR or reset during memory array read.
- An ECC Error Detection counter keeps a tally of the number of 1-bit or 2-bit errors that have occurred in data units during reads.
- The Interrupt (INT#) output can be enabled to indicate when either a 1-bit or 2-bit error is detected as data is read.
- In HYPERBUS[™] interface, a mode may be enabled to cause the Data Strobe (DS) to stop toggling (stall) when reading a Half-page containing a 2-bit error. The stall condition can be detected by the SEMPER[™] Flash master as a bus error when DS does not transition for more than 32 clock cycles. The Data Strobe Stall control bit in CFRIx[2] can be used to enable DS stall. If enabled (CFRIx[2] = 0), upon 2-bit error, the DS will be driven Low after 2 clock cycles. DS will remain in the Low state as long as CS# remains asserted, normal DS functionality resumes as soon as CS# returns High. If the DS Stall Control bit is in the disabled state (CFRIx[2] = 1), DS behavior is not impacted.

4.1.1.1 ECC data unit status (EDUS)

- The status of ECC in each data unit is provided by the 16-bit ECC Data Unit Status for HYPERBUS[™] and 8-bit ECC Data Unit Status for Legacy (x1) SPI.
- The contents of the ECC Data Unit status indicate, for the selected data unit, whether there is a 1-bit error corrected, 2-bit error detected or the ECC is disabled for that data unit.

Bits	Fieldname	Function	Read/Write N = Nonvolatile V = Volatile	Factory default (binary)	Description
EDUS[15:4]	RESRVD	Reserved For Future Use	V => R	0000	These bits are Reserved for future use. Note For Legacy (x1) SPI Only, ECC status is only 8 bits.
EDUS[3]	ECC2BD	ECC Error 2-bit Error Detection Flag	V => R	0	This bit indicates whether a two bit error is detected in the data unit, if two bit ECC error detection is enabled CFR4V[3] = 1. When CFR4V[3] = 0 and 2-bit error detection is disabled, ECC2BD bit will always be '0'. Note If 2 bit error detection is enabled (CFR4V[3] = 1), the ECCOFF bit will not be set to 1b while performing single byte programming or bit walking in a data unit that was already partially programmed. An attempt to do such byte programming or bit walking will result in a Program Error. Selection Options: 1 = Two Bit Error detected 0 = No error
EDUS[2]	RESRVD	Reserved For Future Use	V => R	0	This bit is Reserved for future use.
EDUS[1]	ECC1BC	ECC Error 1-bit Error Detection and Correction Flag	V => R	0	This bit indicates whether an error was corrected in the data unit. Selection Options: 1 = Single Bit Error corrected in the addressed data unit 0 = No single bit error was corrected in the addressed data unit
EDUS[0]	ECCOFF	Data Unit ECC Off/On Flag	V => R	0	This bit indicates whether the ECC syndrome is OFF in the data unit. Selection Options: 1 = ECC is OFF in the selected data unit 0 = ECC is ON in the selected data unit Dependency: CFR4x[3]

Table 10ECC data unit status



4.1.1.2 ECC error address trap (EATV)

• A 32-bit register is provided to capture the ECC data unit address where an ECC error is first encountered during a read of the flash array. Only the address of the first enabled error type ("2-bit only" or "1-bit or 2-bit" as selected in CFR2x[6]) encountered after POR, hardware reset, or the ECC Clear transaction is captured. The EATV Register is only updated during Read transactions.

The EATV Register contains the address that was accessed when the error was detected. The failing bits may not be located at the exact address indicated in the register, but will be located within the aligned 16-byte ECC data unit where the error was detected. If errors are found in multiple ECC data units during a single read operation, only the address of the first failing ECC unit address is captured in the EATV Register.

When 2-bit error detection is not enabled and the same ECC unit is programmed more than once, ECC error detection for that ECC unit is disabled, therefore no error is recognized to trap the address.

- The Address Trap Register can be read using HYPERBUS[™] or Legacy (x1) SPI Address Trap Register read transaction.
- Clear ECC Status Register transaction, POR, or CS# Signaling/Hardware/Software reset clears the Address Trap Register.

			0	
Density	Error lower address register		Error upper address register	
Density	All	256Mb	512Mb	1Gb
EATV[15]	A15	0	0	0
EATV[14]	A14	0	0	0
EATV[13]	A13	0	0	0
EATV[12]	A12	0	0	0
EATV[11]	A11	0	0	0
EATV[10]	A10	0	0	0
EATV[9]	A9	0	0	A25
EATV[8]	A8	0	A24	A24
EATV[7]	A7	A23	A23	A23
EATV[6]	A6	A22	A22	A22
EATV[5]	A5	A21	A21	A21
EATV[4]	A4	A20	A20	A20
EATV[3]	A3	A19	A19	A19
EATV[2]	A2	A18	A18	A18
EATV[1]	A1	A17	A17	A17
EATV[0]	AO	A16	A16	A16

Table 11 Error upper / lower address trap register bit assignments



4.1.1.3 ECC error detection counter (ECTV)

• A 16-bit register is provided to count the number of 1-bit or 2-bit errors that occur as data is read from the flash memory array. Only errors recognized in the main array will cause the Error Detection Counter to increment. ECTV Register is only updated during Read transaction. Read ECC Status transaction does not affect the ECTV Register.

The 16-bit Error Detection Counter will not increment beyond FFFFh. However, the ECC continues to work.

Note that during continuous read operations, when a 1-bit or a 2-bit error is detected, the clock may continue toggling and the memory device will continue incrementing the data address and placing new data on the DQ signals; any additional data units with errors that are encountered will be counted until CS# is brought back HIGH.

During a read transaction only one error is counted for each data unit found with an error. Each read transaction will cause a new read of the target data unit. If multiple read transactions access the same data unit containing an error, the error counter will increment each time that data unit is read.

When 2-bit error detection is not enabled and the same data unit is programmed more than once, ECC error detection for that data unit is disabled so, no error can be recognized or counted.

- The ECC Error Detection Counter Register can be read using HYPERBUS™ or Legacy (x1) SPI ECC Error Detection Counter read transaction.
- ECTV Register is set to 0 on POR, CS# Signaling/Hardware/Software Reset or with Clear ECC Status Register transaction.

Bit position	EDC result
EDC[15]	R15
EDC[14]	R14
EDC[13]	R13
EDC[12]	R12
EDC[11]	R11
EDC[10]	R10
EDC[9]	R9
EDC[8]	R8
EDC[7]	R7
EDC[6]	R6
EDC[5]	R5
EDC[4]	R4
EDC[3]	R3
EDC[2]	R2
EDC[1]	R1
EDC[0]	R0

Table 12 Error detection counter (Volatile)



4.1.1.4 INT# output - HYPERBUS™ only

- SEMPER[™] Flash supports INT# output pin to indicate to the host system that an event has occurred within the flash device. The user can configure the INT# output pin to transition to the active (Low) state when:
 - 2-bit ECC error is detected
 - 1-bit ECC error is detected
 - Transitioning from the Busy to the Ready state

The INT# pin is only available in BGA package. Operation is controlled with the Interrupt Configuration Register (INCV) where the INT# output (normally High) is enabled. The Interrupt Configuration Register determines when an internal event is enabled to trigger a High to Low transition on the INT# output pin.

The Interrupt Status Register (INSV) indicates what enabled internal event(s) have occurred since the last time the INSV was cleared.

If enabled, the INT# output pin will then transition from High to Low upon the occurrence of an enabled event. Once the host recognizes that INT# has transitioned to the Low state the INSV Register can be read to determine which internal event was responsible.

INT# output status during POR, Hardware Reset, Software Reset, DPD Exit, or CS# Signaling Reset is not valid.

- The INCV and INSV can be accessed through Program/Read INCV/INSV HYPERBUS™ transactions.
- The INT# output can be forced to transition back to the High state (returned High by an external pull-up resistance) using the following methods:
 - Disable the INT# output by loading a '1' into bit 15 of the Interrupt Configuration Register.
 - Reset the appropriate bit (by writing a '1') in the INSV bit that indicates which internal event occurred to cause the output to go Low. All INSV bits that are Low and are also enabled in the INSV must be reset before the INT# output will return HIGH.
 - If the internal event is ECC, then issuing Clear ECC Errors transaction while in the ECC ASO will return INT# output HIGH. Clear ECC Errors clears INSV ECC related bits (INSV[1:0]) but does not disable INCV.
 - The INT# output will also be returned to the default (disabled, High-Z) state with CS# Signaling Reset, Hardware Reset (RESET# = Low) or a POR. Hardware Reset and POR disable all interrupts by setting the Interrupt Configuration Register back to the default (all interrupts disabled) state.

4.1.2 HYPERBUS[™] ECC related registers and transactions

Table 13HYPERBUS™ ECC related registers and transactions

Related registers (see Section 5.2 HYPERBUS™ registers on page 90)	Related HYPERBUS™ transactions (see Table 120 on page 124) Read Configuration Register 2 (RDVCR2_4_0, RDNCR2_4_0)	
Configuration Register - 2 (CFR2N, CFR2V)		
ECC Address Trap Register (EATV)	Read Address Trap Register (RDADTU_2_1, RDADTL_2_1) - ECC ASO	
ECC Error Detection Counter Register (ECTV)	Read ECC Count Value Register (RDCONT_2_1) - ECC ASO	
INT# Pin Configuration Register (INCV)	Read Interrupt Configuration Register (RDVINC_4_0)	
	Read Interrupt Status Register (RDVINS_4_0)	
INT# Pin Status Register (INSV)	Program Interrupt Configuration Register (PGVINC_4_0)	
	Program Interrupt Status Register (PGVINC_4_0)	

4.1.3 Legacy (x1) SPI ECC related registers and transactions

Table 14

Legacy (x1) SPI ECC related registers and transactions

Related registers (see Section 5.3 Legacy (x1) SPI registers on page 106)	Related SPI transactions (see Table 122 on page 137)
Configuration Register - 2 (CFR2N, CFR2V)	Read Any Register (RDARG_4_0)
ECC Address Trap Register (EATV)	Write Any Register (WRARG_C_1)
ECC Error Detection Counter Register (ECTV)	Read ECC Status (RDECC_4_0)



4.2 Infineon[®] Endurance Flex architecture (wear leveling)

Infineon[®] Endurance Flex architecture allows partitioning of the main memory array into regions which can be configured as either high endurance or long retention. Endurance Flex implements wear leveling in high endurance regions where program/erase cycles are spread evenly across all the sectors which are part of the wear leveling pool. This greatly improves the reliability of the device by avoiding premature wear-out of an individual sector.

Architecturally, Endurance Flex's wear leveling algorithm is based on a mapping of logical sectors to physical sectors. During the lifetime of the part, this mapping is changed to maintain a uniform distribution of program/erase cycles over all physical sectors. The logical to physical mapping information is stored in a dedicated flash array which is updated when sectors are swapped. Sector swaps occur when an erase transaction is given.

Endurance Flex's high endurance region requires a minimum set of 20 sectors. To provide flexibility between configuring long retention, high endurance, or both regions, a four pointer architecture is provided. The factory default setting designates all sectors as high endurance as part of the wear leveling pool with all pointers disabled. The four pointers can be used to form a maximum of five regions which can each be configured as long retention or high endurance.

Figure 20 provides an overview of the Infineon[®] Endurance Flex architecture. It shows the five possible regions based on different sector architecture.

Note 4KB sectors are not part of the Infineon[®] Endurance Flex architecture.



Figure 20 Infineon[®] Endurance Flex architecture overview

256Mb/512Mb/1Gb SEMPER[™] Flash HYPERBUS[™] interface, 1.8V/3.0V

Features





Infineon[®] Endurance Flex architecture overview (Continued) Figure 21

Region definitions^[12, 13, 14, 15] Table 15

U		
Region	Lower limit	Upper limit
0	Sector 0	Address Pointer 1
1	Address Pointer 1	Address Pointer 2
2	Address Pointer 2	Address Pointer 3
3	Address Pointer 3	Address Pointer 4
4	Address Pointer 4	Highest Sector

Notes

12. The pointer addresses must obey the following rules:

Pointer#4 address > Pointer#3 address Pointer#3 address > Pointer#2 address

Pointer#2 address > Pointer#1 address

13.4KB sectors are excluded.

14. It is required that the high data endurance and long data retention regions are configured at the time the device is first powered-up by the customer. Once configured, they can never be changed again.

15. The minimum size of any high endurance region is 20 sectors.



4.2.1 Configuration 1: Maximum endurance - single high endurance region

Maximum endurance is achieved when all 256KB sectors are designated as high endurance. All sectors must be designated as high endurance using the Infineon[®] Endurance Flex pointer architecture. Maximum endurance pointer configuration is shown in Table 16.

Table 16	Endurance Flex pointer values for maximum endurance configuration ^[16]
----------	---

Pointer #	Pointer address EPTADn[8:0]	Region type ERGNTn	Pointer enable# EPTEBn	Global region selection GBLSEL	Wear leveling enable WRLVEN
0	N/A	N/A	N/A	1'b1	1'b1
1	9'b11111111	1'b1	l'b1 1'b1	N/A	N/A
2	9'b11111111				
3	9'b11111111				
4	9'b11111111				

4.2.2 Configuration 2: Two region selection - one long retention region and one high endurance region

Sectors for long retention or high endurance must be delineated using the Infineon[®] Endurance Flex pointer architecture. Region 0 is defined as long retention and consists of 16 sectors. Region 1 is defined as high endurance and has 240 sectors. The pointer setup for two region configuration is shown in Table 17.

EnduraFlex pointer values for two region configuration^[17] Table 17

Pointer #	Pointer address EPTADn[8:0]	Region type ERGNTn	Pointer enable# EPTEBn	Global region selection GBLSEL	Wear leveling enable WRLVEN
0	N/A	N/A	N/A	1'b0	1'b1
1	9'b000010000	1'b1	1'b0	N/A	N/A

4.2.3 HYPERBUS[™] Endurance Flex related registers and transaction

Table 18 HYPERBUS[™] Endurance Flex related registers and transactions

Related registers (see Section 5.2 HYPERBUS™ registers on page 90)	Related HYPERBUS [™] transactions (see Table 120 on page 124)
Infineon [®] Endurance Flex architecture selection registers (EFX4O, EFX3O, EFX2O, EFX1O, EFX0O)	Read EnduraFlex Registers (RDOENX_1_1) - EnduraFlex ASO
	Program EnduraFlex Registers (PGOENX_2_1) - EnduraFlex ASO

4.2.4 Legacy (x1) SPI Endurance Flex related registers and transaction

Table 19 Legacy (x1) SPI Endurance Flex related registers and transactions

Related registers (see Section 5.3 Legacy (x1) SPI registers on page 106)	Related SPI transactions (see Table 122 on page 137)
Infineon [®] Endurance Flex architecture selection registers (EFX40, EFX30,	Read Any Register (RDARG_4_0)
EFX2O, EFX1O, EFX0O)	Write Any Register (WRARG_C_1)

This is also the default configuration of the device.
 The number of pointers defined is based on the number of regions configured.



4.3 Interface CRC

Interface CRC performs a hardware accelerated CRC calculation on the communication between a host and the device, ensuring the integrity of information transferred. A CRC is an error-detecting code commonly used in devices to detect accidental changes to raw data.

The Interface CRC method in HL-T/HS-T family devices relies entirely on the host to verify the CRC check-value and take appropriate actions. The device calculates the CRC check-value which the host reads using the Read Interface CRC transaction (RDCRC_4_0, RICRC_1_1). The check-value calculated includes all transaction contents while CS# is LOW, namely command, address and data. This CRC checksum can be generated across either a single transaction or a set of transactions. The only limitation is that the data size over which the slave is calculating the CRC checksum must be less than 2³² bits.

The host must also calculate the CRC check-value over the same transaction sequence. When ready, the host can read the device's calculated CRC check-value and compare it with its own. If there is a mismatch, the host can choose to repeat the complete transaction sequence.



Figure 22 CRC calculation overview

Note At the end of the CRC read transaction, the device resets the CRC check-value and reinitializes the CRC polynomial.

CRC32 Polynomial: $X^{32} + X^{28} + X^{27} + X^{26} + X^{25} + X^{23} + X^{22} + X^{20} + X^{19} + X^{18} + X^{14} + X^{13} + X^{11} + X^{10} + X^{9} + X^{8} + X^{6} + 1$

Notes

- The CRC polynomial between the host and the device must be identical.
- The Interface CRC check-value will reset to 0xFFFFFFFh under the following conditions:
 - POR
 - Hardware Reset
 - Software Reset
 - CS# Signaling Reset
 - A read of the Interface CRC check-value
 - Exit from Deep Power Down
- If a transaction is aborted before the command is legally received, i.e. the transfer length is cut short by CS# deasserting early the transferred data will still be clocked into the CRC check-value, but it is no longer guaranteed. When using Interface CRC, only valid, non-aborted transactions must be used.
- It is required to read Interface CRC value before any Volatile Status Register read and Clear Interface CRC value after any volatile Status Register read(s).
- When Interface CRC is disabled, the interface CRC Register value becomes indeterminate. It is recommended to read the interface CRC Register before disabling the interface CRC feature, and again after enabling the interface CRC feature to re-initialize the CRC calculation.



4.3.1 Read

The read operation is performed when the host specifies the READ transaction while CS# is LOW. The device then provides the data from the memory based on the address. Any number of bytes can be read (burst reads) to consecutive addresses without issuing a new READ transaction.

For transaction protection, the device performs the CRC over the entire transaction sequence (CS# LOW state) using the CRC32 polynomial. Once the CS# is brought HIGH, the CRC calculation is stopped and the check-value latched into the CRC Register. If multiple READ transactions are executed by the host, the device continues updating the CRC check-value between every CS# LOW cycle.



Figure 23 Read CRC protection

Note Back to back Interface CRC read transaction will not show the CRC checksum value being reset. At the end of each read interface CRC Register transaction, the interface CRC Register will get reset and updates itself with new CRC checksum value after getting a transaction with valid input data for at least three clock cycles.

4.3.2 Program / erase

The program operation is performed when the host specifies a program transaction while CS# is LOW. Up to 256 bytes / 512 bytes can be written (burst writes) to consecutive addresses without issuing new program transaction. The erase operation is performed when the host specifies an erase transaction while CS# is LOW. Either a single sector or the complete device can be erased.

For transaction protection, the slave device will perform the CRC over the entire instruction sequence (CS# LOW state) using the proposed CRC32 polynomial. Once the CS# is brought HIGH to complete the Program / Erase transaction, the CRC calculation will be stopped and the checksum latched into the CRC Register. If multiple Program / Erase transactions are executed by the host, the slave will continue updating the CRC checksum between every CS# LOW cycle.



Figure 24 Program CRC protection



The host device will read the CRC checksum from the slave device using the Read Interface CRC transaction. The slave device will include the RDCRC_4_0 transaction as part of the CRC checksum and then place the checksum data on the data bus. If the host device upon receiving the slave's CRC checksum finds a mismatch with its own calculated CRC checksum, it can re-issue the Program / Erase transaction to the slave device. For Flash, multiple Program / Erase to the same location due to CRC checksum errors will affect data endurance.

4.3.3 HYPERBUS[™] interface CRC related registers and transaction

Table 20 HYPERBUS™ interface CRC related registers and transactions

Related HYPERBUS™ transactions (see Table 120 on page 124)
Interface CRC Register (RDICRC_1_1) - Read Interface ASO

4.3.4 Legacy (x1) SPI interface CRC related registers and transaction

Table 21 Legacy (x1) SPI interface CRC related registers and transactions

Related registers	Related SPI transactions
(see Section 5.3 Legacy (x1) SPI registers on page 106)	(see Table 122 on page 137)
Interface CRC Enable Register (ICEV)	N/A

4.4 Data integrity CRC

HL-T/HS-T family devices have a group of transactions to perform a hardware accelerated CRC calculation over a user defined address range in the memory array. The calculation is another type of embedded operation similar to programming or erase, in which the device is busy while the calculation is in progress. The CRC operation uses the same CRC32 polynomial as Interface CRC to determine the CRC check-value.

CRC32 Polynomial: $X^{32} + X^{28} + X^{27} + X^{26} + X^{25} + X^{23} + X^{22} + X^{20} + X^{19} + X^{18} + X^{14} + X^{13} + X^{11} + X^{10} + X^{9} + X^{8} + X^{6} + 1$

The check-value generation sequence is started by entering the Data Integrity Check (DICHK_4_1, LDENAD_1_1) transaction. The transaction includes/requires loading the beginning address into the CRC Start Address Register. The transaction also includes/requires loading the ending address into the CRC End Address Register. Bringing CS# HIGH starts the CRC calculation. The CRC process calculates the check-value on the data contained at the starting address through the ending address. Note that in HYPERBUS™ interface, loading the ending address initiates the Data Integrity CRC calculation.

During the calculation period, the device goes into the Busy state (RDYBSY = 1). Once the check-value calculation is completed, the device returns to the Ready state (RDYBSY = 0) and the calculated check-value is available to be read. The check-value is stored in the Data Integrity CRC Register (DCRV[31:0]) and can be read (RDARG_4_0, RDDICL_2_1, RDDICU_2_1).

The check-value calculation can only be initiated when the device is in Standby State; and once started it can be suspended with the CRC Suspend transaction (SPEPD_0_0, SP_DIC_1_1) to read data from the memory array. During the Suspended state, the CRC Suspend Status Bit in the Status Register will be set (DICRCS = 1). Once suspended, the host can read the Status Register, read data from the array and can resume the CRC calculation by using the CRC Resume transaction (RSEPS_0_0, RS_DIC_1_1).

The Ending Address (ENDADD) must be at least two addresses higher than the Starting Address (STRADD). If ENDADD < STRADD + 3 the check-value calculation will abort and the device will return to the Ready state (RDYBSY = 0). In Legacy (x1) SPI, Data Integrity CRC abort status bit will be set (DICRCA = 1) to indicate the aborted condition. The DICRCA bit can be cleared, once set, by Software Reset or a valid subsequent CRC command execution. In HYPERBUS[™], Write Buffer Abort bit will be set (WRBFAB = 1) to indicate the aborted condition. A Status Register Clear will clear the WRBFAB bit and allow a subsequent valid CRC command or CRC ASO exit sequence. If ENDADD < STRADD + 3, the check-value will hold indeterminate data.

The read data ordering used in calculating the check-value from the CRC-32 polynomial is shown as follows:




Figure 25 CrC-32 data ordering

Note Any invalid transaction during CRC check-value calculation can corrupt the check-value data.

4.4.1 HYPERBUS[™] data integrity check related registers and transactions

Table 22 HYPERBUS[™] data integrity CRC related registers and transactions

Related registers (see Section 5.2 HYPERBUS™ registers on page 90)	Related HYPERBUS™ transactions (see Table 120 on page 124)
Status Register (STRV)	Read Status Register (RDVSTR_2_0)
Data Integrity CRC Check-Value Register (DCRV)	Clear Status Register Failure Flags (CLVSTR_1_0) Load Start Address (LDSTAD_1_1) - Data Integrity Check ASO Load End Address (LDENAD_1_1) - Data Integrity Check ASO Read Data Integrity CRC Register Upper Word (RDDICU_2_1) - Data Integrity Check ASO Read Data Integrity CRC Register Lower Word (RDDICL_2_1) - Data Integrity Check ASO

4.4.2 Legacy (x1) SPI data integrity check related registers and transactions

Table 23 Legacy (x1) SPI data integrity CRC related registers and transactions

Related registers (see Section 5.3 Legacy (x1) SPI registers on page 106)	Related SPI transactions (see Table 122 on page 137)
Status Register 1 (STR1N, STR1V)	Data Integrity Check (DICHK_4_1)
Status Register 2 (STR2V)	Suspend Erase/Program/Data Integrity Check (SPEPD_0_0)
Data Integrity CRC Check-Value Register (DCRV)	Resume Erase/Program/ Data Integrity Check (RSEPD_0_0)

4.5 Data protection schemes

Data protection is required to safeguard against unintended changes to stored data and device configuration. This includes inadvertent erasing or programming the memory array as well as writing to the Configuration registers, which can alter the functionality of the device. Three types of protection schemes are discussed which range from protecting either a single or a group of sectors or the complete memory array. **Figure 26** shows an overview of different protection schemes along with applicable data regions.

256Mb/512Mb/1Gb SEMPER[™] Flash HYPERBUS[™] interface, 1.8V/3.0V



Features



Figure 26 Data protection and security (Write/Program/Erase) schemes

4.5.1 Advanced sector protection (ASP)

The Advanced Sector Protection (ASP) scheme allows each memory array sector to be independently controlled for protection against erasing or programming, either by volatile or nonvolatile locking features. The nonvolatile locking configuration can also be locked, and password-protected.

The main memory array sectors are protected against erase and program by volatile (Dynamic Bits - DYB) and nonvolatile (Persistent Protection Bits - PPB) protection bit pairs. Each DYB/PPB bit pair can be individually set to '0' protecting the related sector or cleared to '1' unprotecting the related sector. DYB protection bits can be set and cleared as often as needed whereas PPB bits being nonvolatile must adhere to their respective technology based endurance requirements. **Figure 27** shows an overview of ASP.







ASP Protection Architecture	
Protection PPB Protection Sector / Block Protection	

Figure 28 DYB and PPB protection control

ASP provides a rich set of configuration options producing multiple data protection schemes which can be employed based on design or system needs. These configuration options are discussed in **ASP protection summary on page 39** through **Legacy (x1) SPI ASP related registers and transactions on page 44**.

4.5.1.1 ASP protection summary

The PPB bits are protected from program and erase when the PPB Lock bit is 0. There are two methods for managing the state of the PPB Lock bit: Persistent Protection and Password Protection.

The Persistent Protection mode sets the PPB Lock bit to 1 during POR or Hardware Reset so that the PPB bits are unprotected by a device reset. Software Reset does not affect the PPB Lock bit. There is a command to clear the PPB Lock bit to 0 to protect the PPB. There is no command in the Persistent Protection method to set the PPB Lock bit therefore the PPB Lock bit will remain at 0 until the next Power-Off or Hardware Reset. The Persistent Protection method allows boot code the option of changing sector protection by programming or erasing the PPB, then protecting the PPB from further change for the remainder of normal system operation by clearing (to 0) the PPB Lock bit. This is sometimes called Boot-Code Controlled Sector Protection.

The Password Protection mode clears the PPB Lock bit to 0 during POR or Hardware Reset to protect the PPB. A 64-bit password may be permanently programmed and hidden for the Password method. A command can be used to provide a password for comparison with the hidden password. If the password matches the PPB Lock bit is set to 1 to unprotect the PPB. A command can be used to clear the PPB Lock bit to 0. This method requires use of a password to control PPB Protection.

The selection of the PPB Lock management method is made by programming OTP bits in the ASP Configuration Register so as to permanently select the method used.

Each sector can be in one of the following protection states:

- Unlocked The sector is unprotected and protection can be changed by a simple command. The protection state defaults to unprotected after a power cycle or Hardware Reset.
- Dynamically Locked A sector is protected and protection can be changed by a simple command. The protection state is not saved across a power cycle or Hardware Reset.
- Persistently Locked A sector is protected and protection can only be changed if the PPB Lock bit is set to 1. The protection state is nonvolatile and saved across a power cycle or Hardware Reset. Changing the protection state requires programming or erase of the PPB bits.

Sector state	Protection bit values		
Sector state	DYB	РРВ	PPB lock bit
Unprotected – PPB and DYB are changeable	1	1	1
Protected – PPB and DYB are changeable	0	1	1
	1	0	1
	0	0	1
Unprotected – PPB not changeable, DYB is changeable	1	1	0
Protected – PPB not changeable, DYB is changeable	0	1	0
	1	0	0
	0	0	0

Table 24Sector protection states





4.5.1.2 PPB lock

The Persistent Protection Lock bit is a volatile bit for protecting all PPB bits. When cleared to 0, it locks all PPBs and when set to 1, it allows the PPBs to be changed. There is only one PPB Lock bit per device. The PPB Lock command is used to clear the bit to 0. The PPB Lock bit must be cleared to 0 only after all the PPBs are configured to the desired settings.

In Persistent Protection mode, the PPB Lock bit is set to 1 during POR or a Hardware Reset. When cleared with the PPB Lock bit Clear sequence, no software command sequence can set the PPB Lock bit, only another Hardware Reset or Power-Up can set the PPB Lock bit.

In the Password Protection mode, the PPB Lock bit is cleared to 0 during POR or a Hardware Reset. The PPB Lock bit can only set to 1 by the Password Unlock command sequence. The PPB Lock bit can be cleared back to 0 with the PPB Lock bit Clear sequence

4.5.1.3 DYB (Volatile) sector protection

Dynamic Protection Bits (DYB) are volatile and unique for each sector and can be individually modified. DYBs only control protection for sectors that have their PPBs cleared. By issuing the DYB Write transaction, the DYB are set to 0 or cleared to 1, thus placing each sector in the protected or unprotected state respectively. This feature allows software to easily protect sectors against inadvertent changes, yet does not prevent the easy removal of protection when changes are needed. As mentioned above, the DYBs can be set to 0 or cleared to 1 as often as needed.

4.5.1.4 PPB (Nonvolatile) sector protection

The Persistent Protection Bits (PPB) are located in a separate nonvolatile flash array. One of the PPB bits is assigned to each sector. When a PPB is programmed to 0 its related sector is protected from program and erase operations. The PPB are programmed individually but must be erased as a group, similar to the way individual words may be programmed in the main array but an entire sector must be erased at the same time. Programming a PPB bit requires the typical word programming time. During a PPB bit programming operation or PPB bit erasing, the Status Register can be accessed to determine when the operation has completed. Erasing all the PPBs requires typical sector erase time.

4.5.1.5 Persistent protection mode

The Persistent Protection method sets the PPB Lock bit to 1 during POR or Hardware Reset so that the PPB bits are unprotected by a device reset. There is a command to clear the PPB Lock bit to 0 to protect the PPB. There is no command in the Persistent Protection method to set the PPB Lock bit to 1 therefore the PPB Lock bit will remain at 0 until the next power-off or Hardware Reset.

4.5.1.6 Password protection mode

Password Protection mode allows an even higher level of security than the Persistent Sector Protection mode, by requiring a 64-bit password for setting the PPB Lock bit. In addition to this password requirement, after Power-Up or Hardware Reset, the PPB Lock bit is cleared to 0 to ensure protection at Power-Up. Successful execution of the Password Unlock command by entering the entire password sets the PPB Lock bit to 1, allowing for sector PPB modifications. The Password Protection scheme flowchart is shown in **Figure 29**.





Figure 29 Password protection scheme flowchart

Password protection notes

- The Password Program Command is only capable of programming 0's.
- The password is all 1's when shipped from CYPRESS[™]. It is located in its own memory space and is accessible through the use of the Password Program and Password Read commands.
- All 64-bit password combinations are valid as a password.
- Once the password is programmed and verified, the Password Protection Mode Locking bit must be programmed (to '0') to prevent reading the password.
- The Password Protection Mode Lock bit, once programmed (to 0), prevents reading the 64-bit password on the data bus and further password programming. All further program and read commands to the password region are disabled and these commands are ignored. In Legacy (x1) SPI, attempted programming of a protected Password will set the Program Status bit. In HYPERBUS[™], attempted programming of a protected Password will set the Sector Lock Status bit and the Program Status bit. If a further programming operation is attempted on either the Password or the Password Protection Mode Lock bit the operation will be aborted and the failure will be indicated in the Status Register. There is no means to verify what the password is after the Password Protection Mode Lock bit is programmed. Password verification is only allowed before selecting the Password Protection mode.
- The Password Mode Lock bit is not erasable.
- The device requires t_{PSWD} for setting the PPB Lock bit after the valid 64-bit password is given to the device.
- The Password Unlock command is used to unlock the password. If the supplied password does not match the hidden internal password, the device gets locked out and does not accept any further instructions. Either a hardware reset or a CS# Signaling Reset or a power cycle are required to bring the device back to standby mode to try reentering the password again.
- If the password is lost after setting the Password Mode Lock bit, there is no way to clear the PPB Lock bit.



4.5.1.7 Read password protection mode

The Read Password mode can replace the default **Password protection mode on page 40**. The Read Password mode is enabled to replace the default PPB Password Protection mode when the user programs ASPR[5] = 0. The Read Password mode is not active until the password is programmed and ASPR[2] is programmed to 0.

The Read Password Protection mode enables protecting the Flash Memory Array from read, program, and erase. Only the lowest or highest (256KB) sector address range, selected by the Nonvolatile Configuration Register bits xVCR1[9:8], remains readable until a successful Password Unlock command is completed. Note that reads from the read-protected portion of the array will alias back to the readable sector.

In this mode, the PPB Lock bit is used to control the high order bits of address. When the PPB Lock bit is "1", the address bits operate normally. When the PPB Lock bit is "0", the address bits that select a main array sector address range are forced either to 0s or to 1s to select the lowest or highest address Flash Memory Array address range. In SPI, TBPROT (CFR1x[5] is used for this address range selection whereas in HYPERBUS[™], TB4KBS[1:0] (CFR1x[9:8] bits are used.

Note that AutoBoot is disabled when the Read Password protection is enabled. The ATBR[0] (AutoBoot Enable) bit is ignored in Read Password mode.

Table 25	ASP configuration register selection of persistent and password protection modes

ASPO bit	Default value	Name
2	1	Persistent / Password Protection Mode Lock bits
1		ASPR[2:1] = 00: Not Allowed ASPR[2:1] = 01: Password Mode Permanently Enabled ASPR[2:1] = 10: Persistent Mode Permanently Enabled ASPR[2:1] = 11: Persistent / Password Modes Disabled (factory default)

Table 26 HYPERBUS[™] CFR1x mapping of boot block address range

CFR1x bit	Default value	Name
CFR1x[9:8]	11	00 = Map Parameter-Sectors and Read Password Sector mapped into lowest addresses. 01 = Map Parameter-Sectors and Read Password Sector mapped into highest addresses. 10 = Uniform Sectors with Read Password Sector mapped into lowest addresses. 11 = Uniform Sectors with Read Password Sector mapped into highest addresses.

Table 27Legacy (x1) SPI CFR1x mapping of boot block address range

CFR1x bit	Default value	Name
CFR1x[5]	0	0 = Map Parameter-Sectors and Read Password Sector mapped into highest (top) addresses. 1 = Map Parameter-Sectors and Read Password Sector mapped into lowest (bottom) addresses.

The PPB bits are protected from program and erase when the PPB Lock bit is 0, and may be programmed or erased when the PPB Lock bit is 1.

The PPB Lock bit is set to 0 by POR or Hardware Reset, same as in PPB Password Protection mode. The Read Password Protection scheme flowchart is shown in **Figure 30**.

256Mb/512Mb/1Gb SEMPER[™] Flash HYPERBUS[™] interface, 1.8V/3.0V



Features



Figure 30 Read password protection scheme flowchart

Read password protection notes

- Read Password is enabled by programming the ASPR[5] bit to 0.
- The command sequence for programming, reading, and locking of the Password for Read Password Method is the same as the default for the PPB Password Method.
- When the Read Password mode and Password Protection mode are enabled (i.e., ASPR[2] and ASPR[5] are programmed to 0), then all addresses are redirected to the Boot Sector until the password unlocking sequence is properly entered with the correct password. At which time, the Read Password mode is disabled and all addressing will select the proper location.
- If a system Hardware Reset occurs, then the Read Password mode is re-enabled.
- ASPR[5] is used to select between Read Password versus PPB Password options. If ASPR[5] = 0 then the device is ready for Read Password. However, Read Password is not enabled until ASPR[2] = 0. At which point, all addresses select only within the top or bottom sectors, until the device is unlocked with the proper unlocking sequence and Password. When ASPR[2] = 1 the addresses select normally. This allows users to program in code, test it, provide a password, and then lock it by programming ASPR[2] = 0.
- The Read Password command sequence return undefined results if sent when Read Password Protection is in use. The PPB Lock bit may only be returned to 0 by a Hardware Reset, POR or the PPB Lock bit Clear command sequence.
- Only the ID Read command, Password Unlock command and array reads are valid during Read Password mode while the PPB Lock bit = 0. Other commands are disabled until the password is supplied to enable reading of the entire device and normal command operation.



- When Read Password Protection mode is active (ASPR[5] = 0, ASPR[2] = 0, PPB Lock bit = 0), reading of the main array is allowed but forced to have only the boot sector visible via the forcing of memory sector address to 0 or 1s. Reading the DYB, or PPB address space returns undefined data.
- Programming memory spaces or writing registers is not allowed when Read Password Protection mode is active. RESET operates normally, and bus protocol may be modified by resetting mode bits.

4.5.1.8 HYPERBUS[™] ASP related registers and transactions

Table 28HYPERBUS™ ASP related registers and transactions

Related registers (see Section 5.2 HYPERBUS™ registers on page 90)	Related HYPERBUS™ transactions (see Table 120 on page 124)
Advanced Sector Protection Register (ASPO)	Program Advanced Sector Protection Register (PGOASP_2_1) - Advanced Sector Protection ASO Read Advanced Sector Protection Register (RDOASP_1_1) - Advanced Sector Protection ASO
	Read Volatile Configuration Register 1 (RDVCR1_4_0) Read Nonvolatile Configuration Register 1 (RDNCR1_4_0)
	Program Nonvolatile Persistent Protection Bits (PGNPPB_2_1) - PPB ASO
	Erase Nonvolatile Persistent Protection Bits (ERNPPB_2_1) - PPB ASO
	Read Nonvolatile Persistent Protection Bits (RDNPPB_1_1) - PPB ASO
Configuration Register 1 (CFR1N, CFR1V)	Clear Volatile Persistent Protection Lock (CLVPPL_2_1) - PPB Lock ASO
	Read Volatile Persistent Protection Lock (RDVPPL_1_1) - PPB Lock ASO
	Set Volatile Dynamic Protection Bits (STVDYB_2_1) - DYB ASO
	Clear Volatile Dynamic Protection Bit (CLVDYB_2_1) - DYB ASO
	Read Volatile Dynamic Protection Bit (RDVDYB_1_1) - DYB ASO
	Sector Protection Status (PRTSTS_2_1) - PPB/DYB ASO

4.5.1.9 Legacy (x1) SPI ASP related registers and transactions

Table 29 Legacy (x1) SPI ASP related registers and transactions

Related registers (see Section 5.3 Legacy (x1) SPI registers on page 106)	Related SPI transactions (see Table 122 on page 137)
Advanced Sector Protection Register (ASPO)	Read Dynamic Protection Bit (RDDYB_4_0)
	Write Dynamic Protection Bit (WRDYB_4_1)
	Read Persistent Protection Bit (RDPPB_4_0)
	Program Persistent Protection Bit (PRPPB_4_0)
	Erase Persistent Protection Bit (ERPPB_0_0)
Conference Devictor 1 (CED1NL CED1N)	Write PPB Protection Lock Bit (WRPLB_0_0)
Configuration Register 1 (CFR1N, CFR1V)	Read Password Protection Mode Lock Bit (RDPLB_0_0)
	Password Unlock (PWDUL_0_1)
	Write Enable (WRENB_0_0)
	Read Any Register (RDARG_4_0)
	Write Any Register (WRARG_C_1)



4.5.2 Secure silicon region (SSR)

Each device has a 1024B OTP SSR address space that is separate from the Flash Memory Array. The SSR area is divided into 32, individually lockable, 32-Byte aligned and length regions.

In the 32-Byte region starting at address zero:

- The 16 lowest address bytes are programmed by CYPRESS[™] with a 128-bit random number. Only CYPRESS[™] is able to program these bytes. Attempting to program 0s into these locations will fail and generate a Program Status Error.
- The next four higher address bytes (SSR Lock bytes) are used to provide one bit per SSR region to permanently protect each region from programming. The bytes are erased when shipped from CYPRESS[™]. After an SSR region is programmed, it can be locked to prevent further programming, by programming the related protection bit in the SSR Lock bytes.
- The next higher 12B of the lowest address region are Reserved for Future Use (RFU). The bits in these RFU bytes may be programmed by the host system but it must be understood that a future device may use those bits for protection of a larger SSR space. The bytes are erased when shipped from CYPRESS[™].

The remaining regions are erased when shipped from CYPRESS[™], and are available for programming of additional permanent data.

See Figure 31 for a pictorial representation of the SSR memory space.

The SSR memory space is intended for increased system security. SSR values, such as the random number programmed by CYPRESS[™], can be used to 'mate' a flash component with the system CPU / ASIC to prevent device substitution.

In HYPERBUS[™], the Configuration Register Temporary Locking selection of SSR (CFR1x[10]) bit protects the entire SSR memory space from programming when cleared. This allows trusted boot code to control programming of SSR regions then set the Locking bit to prevent further SSR memory space programming during the remainder of normal power-on system operation.



Figure 31 OTP protection (Nonvolatile)

4.5.2.1 Reading the SSR memory space

In HYPERBUS[™] interface, reading the SSR Region is performed once the SSR ASO is entered using the SSR entry sequence. The SSR is mapped to a specific sector identified during the SSR Entry command sequence. SSR Read operations within the sector identified during the SSR Entry command sequence but outside the valid 1KB SSR address range will yield indeterminate data. Reads to sectors not overlaid by the SSR ASO will retrieve array data. A SSR Exit sequence will return the device to the array read ASO.

In Legacy (x1) SPI interface, reading the SSR Region is performed using Read SSR transaction (RDSSR_4_0).



4.5.2.2 Programming SSR memory space

In HYPERBUS[™] interface, programming the SSR memory is performed once the SSR ASO is entered using the SSR Entry sequence. The protocol of the SSR programming command is the same as normal array programming. The SSR programing sequences can be issued multiple times to any given SSR address, but this address space can never be erased. The valid address range for SSR Program is depicted in **Table 30**. SSR Program operations outside the valid SSR address range will ignore address A9 and higher and will alias into the valid SSR address range. It is required to align start address to 32 bits while programming SSR space, which means the A0 bit of address should be 0'b and host should deassert CS# to align with 32 bits. SSR Program operations while Temporary Locking selection of SSR (CFR1x[10]) = 0 will fail with no indication of the failure. The SSR address space is not protected by the selection of an ASP Protection mode. A SSR Exit sequence will return the device to the Read mode.

In Legacy (x1) SPI interface, programming the SSR Region is performed using Read SSR transaction (PRSSR_4_0). It is required to align start address to 32 bits while programming SSR space, which means the address bits A1 and A0 should be 0'b and host should deassert CS# to align with 32 bits.

Region	Byte address range (Hex)	Contents	Initial delivery state (Hex)
0000h		Least Significant Byte(LSB) of CYPRESS™ Programmed Random Number	
			CYPRESS™ Programmed Random Number
Region 0	000Fh	Most Significant Byte (MSB) of CYPRESS™ Programmed Random Number	
	0010h-0013h	Region Locking Bits Byte 10 [bit 0] locks region 0 from programming when = 0 Byte 13 [bit 7] locks region 31from programming when = 0	All Bytes = FFh
	0014h-001Fh	Reserved for Future Use (RFU)	
Region 1	0020h-003Fh		
Region 2	0040h-005Fh		
		Available for User Programming	
Region 31	03E0h-03FFh		

Table 30SSR address map

4.5.2.3 HYPERBUS[™] SSR related registers and transactions

Table 31 HYPERBUS[™] SSR related registers and transactions

Related registers (see Section 5.2 HYPERBUS™ registers on page 90)	Related HYPERBUS™ transactions (see Table 120 on page 124)
	Read Secure Silicon Region (RD_SSR_1_1) - SSR ASO
N/A	Program Secure Silicon Region Word (PG_SSR_4_1) - SSR ASO
	Load Secure Silicon Region Buffer (LDBSSR_5_1) - SSR ASO
	Program Secure Silicon Region Buffer Confirm (PGCSSR_1_1) - SSR ASO
	Reset Write to Buffer Abort (RSWSSR_3_1) - SSR ASO

4.5.2.4 Legacy (x1) SPI SSR related registers and transactions

Table 32Legacy (x1) SPI SSR related registers and transactions

Related registers (see Section 5.3 Legacy (x1) SPI registers on page 106)	Related SPI transactions (see Table 122 on page 137)
	Program Secure Silicon Region (PRSSR_4_1)
N/A	Read Secure Silicon Region (RDSSR_4_0)



4.6 SafeBoot

SEMPER[™] Flash memory devices contain an embedded microcontroller which is used to initialize the device, manage embedded operations, and perform other advanced functionality. An initialization failure of this embedded microcontroller or corruption of the Nonvolatile Configuration registers can render the flash device unusable. Barring a catastrophic event, such as permanent corruption of the embedded microcontroller firmware, it is possible to recover the device.

The SafeBoot feature allows Status Register polling to detect an embedded microcontroller initialization failure or Configuration Register corruption through error signatures.

4.6.1 Microcontroller initialization failure detection (x1 boot option)

If the microcontroller embedded in the flash device fails to initialize, a hardware reset can recover the device, unless it is a catastrophic failure. This hardware reset must be initiated by the Host controller. Upon detecting a failed microcontroller initialization, the flash device automatically reverts to Legacy (x1) SPI Interface and provides a failure signature in its Status Register.

Table 33 shows the device's Status Register bits upon detecting an initialization failure.

	0 1	5	
Bit	Field name	Function	Detection signature
STR1V[7]	RESVRD	Reserved for Future Use	0
STR1V[6]	PRGERR	Programming Error Status Flag	1
STR1V[5]	ERSERR	Erasing Error Status Flag	1
STR1V[4]			0
STR1V[3]	RESVRD	Reserved for Future Use	0
STR1V[2]			0
STR1V[1]	WRPGEN	Write/Program Enable Status Flag	0
STR1V[0]	RDYBSY	Device Ready/Busy Status Flag	1

 Table 33
 Status register 1 power-on detection signature

Table 34	Interface configuration upon detecting power-on failure ^[18]
----------	---

Interface	Transactions supported	Register type	Address (# of Bytes)	Frequency of operation	Register read latency (# of clock cycles)	Output impedance
SPI (1S-1S-1S)	Read Status Register 1 (RDSR1_0_0) Read Any Register (RDARG_4_0)	Status Register (Volatile Only)	4	Maximum (allowed for RDSR1_0_0, RDARG_4_0)	2	45 Ω

Note 18. For reading the Status Register, providing the Nonvolatile Status Register address to RDARG_4_0 will produce indeterminate results.



4.6.1.1 Host polling behavior

The host will need to go through a Status Register polling sequence to determine if an initialization failure has occurred in the device. The flowchart for the sequence is shown in **Figure 32**.



Figure 32 Host polling sequence for microcontroller initialization failure detection

4.6.1.2 Microcontroller initialization failure detection related registers and transactions

Table 35 Microcontroller initialization failure related registers and transactions

Related registers (see Section 5.3 Legacy (x1) SPI registers on page 106)	Related SPI transactions (see Table 122 on page 137)	Related HYPERBUS™ transactions (see Table 120 on page 124)
Status Register 1 Volatile (STR1V)	Read Any Register (RDARG_4_0)	N /A
Status Register 1 Volatile (STRIV)	Read Status Register -1 (RDSR1_0_0)	N/A

Note 19. If you have V_{cc} within specifications and a hardware reset does not resolve the issue, replace the flash device.



4.6.2 Microcontroller initialization failure detection (x8 boot option)

Upon detecting a failed microcontroller initialization, the flash device will stay in HYPERBUS™ interface and won't accept any transaction from the host controller. Also RSTO# will not transition from LOW to HIGH due to failed microcontroller initialization.

4.6.2.1 Host polling behavior

The host will need to go through a Status Register polling sequence OR look for a RSTO# signal transitioning from LOW to HIGH to determine if an initialization failure has occurred in the device. The flowchart for the sequence is shown in **Figure 33**. Upon detecting Microcontroller Initialization Failure Detection, the device supports output impedance of 30Ω .



Figure 33 Host polling sequence for microcontroller initialization failure detection (x8 boot option)





4.6.3 Configuration corruption detection (HYPERBUS[™] interface)

If during device's configuration update with HYPERBUS[™] interface, such as erasing and writing to a Nonvolatile Register, a power loss occurs, or a hardware reset is initiated, the Erase or Write Register transaction will get interrupted. The device will return to Standby mode, but the Nonvolatile Register data is most likely corrupted since the embedded erase or write operation was prematurely terminated.

SEMPER[™] Flash with HYPERBUS[™] interface will flag the PRGERR (STRV[4]) bit in case of a power loss occurs or a hardware reset is initiated during erasing the Nonvolatile Configuration Register. Therefore, it is recommended to poll the Status Register before writing the Nonvolatile Configuration registers. Upon detecting corruption in the configuration, the device supports the read latency of 20 cycles.

Before initiating the normal operation, it is recommended to verify the device configuration after Nonvolatile Register write operation. If the register value verification does not meet to the required configuration then it is required to rewrite the configuration again in HYPERBUS[™] interface.

4.6.4 Configuration corruption detection - (x1 Legacy SPI)

If during device's configuration update with legacy SPI (1S-1S-1S) protocol, such as writing to a Nonvolatile Register, a power loss occurs or a hardware reset is initiated, the write register transaction will get interrupted. The device will return to Standby mode but the Nonvolatile Register data is most likely corrupted since the embedded write operation was prematurely terminated. During the next power-up, the configuration corruption is detected with appropriate failure flags displayed in the Status Register allowing rewriting the configuration again. The device will maintain the configured protection scheme.

 Table 36 shows the device's Status Register bits upon detecting a configuration corruption.

Bit	Field name	Function	Detection signature
STR1V[7]	RESVRD	Reserved for Future Use	0
STR1V[6]	PRGERR	Programming Error Status Flag	1
STR1V[5]	ERSERR	Erasing Error Status Flag	0
STR1V[4]			0
STR1V[3]	RESVRD	Reserved for Future Use	0
STR1V[2]	-		0
STR1V[1]	WRPGEN	Write/Program Enable Status Flag	0
STR1V[0]	RDYBSY	Device Ready/Busy Status Flag	1

Table 36 Status register 1 configuration corruption detection signature

Table 37Interface configuration upon detecting configuration corruption

Interface	Transactions supported	Address (# of bytes)	Frequency of operation	Output impedance
Legacy (x1) SPI	All SPI Transactions	4	Maximum	45 Ω

Note 20. If you have V_{cc} within specifications and a hardware reset does not resolve the issue, replace the flash device.

256Mb/512Mb/1Gb SEMPER[™] Flash HYPERBUS[™] interface, 1.8V/3.0V

Features





Figure 34 Host polling sequence for configuration corruption detection (x1 Legacy SPI)

4.6.4.1 Configuration corruption detection related registers

Table 38 Configuration corruption detection related registers and transactions

Related registers	Related SPI transactions
(see Section 5.3 Legacy (x1) SPI registers on page 106)	(see Table 122 on page 137)
Status Register 1 Volatile (STR1V)	All 1S-1S-1S Transactions

Note

21. As soon as first Write Any Register transaction updates the Nonvolatile Status register or Configuration register, all remaining nonvolatile status and configuration registers go back to the predefined state (STR1N = 0x00, CFR1N = 0x00, CFR2N = 0x00, CFR3N = 0x00, CFR4N = 0x00). It is recommended to initiate SafeBoot recovery operation by configuring the Address byte length and latency followed by rest configurations.



4.7 AutoBoot

AutoBoot allows the host to read data from HL-T/HS-T family of devices after power up or after a hardware reset without having to send any read transactions (including the address). Based on the device configuration, data is output on the interface I/Os once CS# is brought Low and CK is toggled.

The starting address for the read data is specified in the AutoBoot Register (ATBN[31:9] - STADR[22:0]). This starting address can be at any page boundary location in the memory (512 byte page boundary). Also identified in the AutoBoot Register is a starting delay which is represented as the number of clock cycles (ATBN[8:1] - STDLY[7:0]). This delay is instituted before the data is read out. The delay can be programmed to meet the host's requirements but a minimum amount is required to meet the memory access times based on the frequency for operation. It is highly recommended to check the Status Register 1 value after successful or unsuccessful AutoBoot execution to verify the configuration corruption (SafeBoot).

Note Wrap function must be disabled for AutoBoot.

Note AutoBoot is disabled when the Read Password feature is enabled, as part of the Advanced Sector Protection. It is recommended to disable AutoBoot (ATBN[0] - ATBTEN) when Read Password feature is enabled.

Note Autoboot with Interface CRC enabled requires reading out at least 4 words of data.

Note It is highly recommended to assign first AutoBoot address in the Long Retention region.

4.7.1 HYPERBUS[™] AutoBoot related registers and transactions

Table 39 HYPERBUS[™] AutoBoot related registers and transactions

Related registers (see Section 5.2 HYPERBUS™ registers on page 90)	Related HYPERBUS™ transactions (see Table 120 on page 124)
AutoBoot Register (ATBN)	Program AutoBoot Register (PGNATB_2_1) - AutoBoot ASO
	Read AutoBoot Register (RDATBN_1_0) - AutoBoot ASO
	AutoBoot HYPERBUS [™] Transaction

4.7.2 Legacy (x1) SPI AutoBoot related registers and transactions

Table 40 Legacy (x1) SPI AutoBoot related registers and transactions

Related registers (see Section 5.3 Legacy (x1) SPI registers on page 106)	Related SPI transactions (see Table 122 on page 137)
AutoBoot Register (ATBN)	Read Any Register (RDARG_4_0)
	Write Any Register (WRARG_C_1)
	AutoBoot Transaction



4.8 Read transactions

HL-T/HS-T supports different read transactions, namely: Read Memory array, Read Device Identification, Read Register, Read Secure Silicon, Read Protection DYB and Read Protection PPB bits. These read transactions can use any of following two interfaces/protocols:

- Legacy (x1) SPI interface with SDR
- HYPERBUS[™] interface with DDR

These read transactions use the following features:

- The read transactions require latency cycles following the command/address bytes to allow time to access the memory array (except RDAY1_4_0 and RDAY1_C_0 of Legacy (x1) SPI protocol).
- Data Strobe (DS), available only in HYPERBUS[™], is an output clock which is edge aligned with read data enabling the memory controller to capture data (see **Data strobe (DS) HYPERBUS[™] on page 57**).
- The read transaction has the option of wrapped, hybrid, or linear bursts.

4.8.1 Read identification transactions

There are three unique identification transactions, each supporting the two protocols (Legacy (x1) SPI) and (HYPERBUS[™]).

4.8.1.1 Read device identification transaction

The Read Device Identification (RDIDN_0_0, RDIDSF_1_1) transaction provides read access to manufacturer identification and device identification. The Legacy (x1) SPI mode has no address cycles. In SPI mode, the transaction uses latency cycles set by (CFR3V[7:6]) to enable maximum clock frequency of 166MHz under. Similarly in HYPERBUS[™] mode, latency cycles set by (CFR1V[7:4]) to enable maximum clock frequency of 166MHz under HL-T and 200MHz under HS-T. The HYPERBUS[™] mode supports DS for capturing data.

4.8.1.2 Read SFDP transaction

The Read Serial Flash Discoverable Parameters (RSFDP_3_0, RDIDSF_1_1) transaction provides access to the JEDEC Serial Flash Discovery Parameters (SFDP). In SPI mode, the transaction uses a 3-byte address. If a non-zero address is set, the selected location in the SFDP space is the starting point of the data read. This enables random access to any parameter in the SFDP space. Read SFDP Transaction is not supported in Read Password mode before the password is provided. In SPI mode, the maximum clock frequency for the Read SFDP transaction is 156MHz whereas in HYPERBUS™ mode, 166MHz under HL-T, and 200MHz under HS-T. The HYPERBUS™ mode supports DS for capturing data.

4.8.1.3 Read unique identification transaction

Read Unique Identification (RDUID_0_0, RDIDSF_1_1) transaction is similar to Read Device Identification transaction, but accesses a different 64-bit number, which is unique to each device. The Unique ID is factory programmed.

4.8.1.4 HYPERBUS[™] read identification related register and transaction

Table 41 HYPERBUS[™] read identification related registers and transactions

Related registers	Related HYPERBUS™ transactions
(see Section 5.2 HYPERBUS™ registers on page 90)	(see Table 120 on page 124)
HYPERBUS™ Configuration Register 1 (CFR1N, CFR1V)	Read ID/Unique ID/SFDP (RDIDSF_1_1) - ID/Unique ID/SFDP ASO

4.8.1.5 Legacy (x1) SPI read identification related register and transaction

Table 42 Legacy (x1) SPI read identification related registers and transactions

Related registers	Related SPI transactions
(see Section 5.3 Legacy (x1) SPI registers on page 106)	(see Table 122 on page 137)
SPI Configuration Register 3 (CFR3N, CFR3V)	Read Identification (RDIDN_0_0)



4.8.2 Read memory array transactions

Memory array data can be read from the memory starting at any byte boundary. Data bytes are sequentially read from incrementally higher byte addresses until the host ends the data transfer by driving CS# input HIGH. If the byte address reaches the maximum address of the memory array, the read will continue at address zero of the array.

4.8.2.1 Read transaction - HYPERBUS™

The HYPERBUS[™] Read transaction provides the fastest data throughput using DDR protocol. This protocol supports DS for capturing data. The option of linear burst length as well as wrapped burst length is available. This transaction uses latency cycles set by (CFR1V[7:4]) to enable maximum clock frequency of 166MHz under HL-T, and 200MHz under HS-T.

4.8.2.2 Read and fast read transactions - Legacy (x1) SPI

The SPI Read and Fast Read transactions are supported for Host systems that require backward compatibility to legacy SPI. This protocol does not support the DS for capture of data. The options of linear and wrapped read length is available. The Read transaction supports a maximum clock frequency of 50MHz and requires no latency cycles. The Fast Read Transaction uses latency cycles set by (CFR2V[3:0]) to enable maximum clock frequency of 166MHz.

4.8.2.3 HYPERBUS[™] read memory array related registers and transactions

Table 43 HYPERBUS[™] read memory array related registers and transactions

Related registers	Related HYPERBUS™ transactions
(see Section 5.2 HYPERBUS™ registers on page 90)	(see Table 120 on page 124)
HYPERBUS™ Configuration Register 1 (CFR2N, CFR2V)	Read (RDMARY 1 0)

4.8.2.4 Legacy (x1) SPI read memory array related registers and transactions

Table 44 Legacy (x1) SPI read memory array related registers and transactions

Related registers (see Section 5.3 Legacy (x1) SPI registers on page 106)	Related SPI transactions (see Table 122 on page 137)
SPI Configuration Register 2 (CFR2N, CFR2V)	Read (RDAY1_4_0, RDAY1_C_0)
SPI Configuration Register 4 (CFR4N, CFR4V)	Read Fast (RDAY2_C_0)

4.8.3 Read registers transactions

There are multiple registers for reporting embedded operation status as well as controlling device configuration options. Registers contain both volatile and nonvolatile bits. There are two transaction types to read the Registers, namely generic and dedicated. Generic (Read Any Register) transaction provides a way to read all device registers: Nonvolatile and Volatile by address selection. Dedicated Register Read transactions which is defined per register and only reads the contents of that register. Legacy (x1) SPI supports both transaction types whereas HYPERBUS™ supports dedicated transactions only.

4.8.3.1 Read configuration register transaction - HYPERBUS™

The Read Configuration Register (RDVCR1_4_0, RDVCR2_4_0, RDNCR1_4_0, RDNCR2_4_0) transactions read both the device Configuration registers (Volatile and Nonvolatile). This is followed by a number of latency cycles set by (CFR1V[7:4]) to enable maximum clock frequency of 166MHz under HL-T HYPERBUS[™] mode, and 200MHz under HS-T. The protocol supports DS for capturing data.



4.8.3.2 Read any register - Legacy (x1) SPI

The Read Any Register (RDARG_4_0) transaction is the best way to read all device registers, both Nonvolatile and Volatile. The transaction includes the address of the register to be read. This is followed by a number of latency cycles set by (CFR2V[3:0]) for reading Nonvolatile registers and CFR3V[7:6] for reading Volatile registers. Then, the selected register contents are returned. If the read access is continued, the same addressed register contents are returned until the transaction is terminated; only one byte register location is read by each RDARG_4_0 transaction. For registers with more that one byte of data, the RDARG_4_0 transaction must be repeated with the address of the second byte (and so on) to read each byte of data.

The maximum clock frequency for the RDARG_4_0 transaction is 166MHz under SPI mode.

The RDARG_4_0 transaction can be used during embedded operations to read Status Register 1 (STR1V). It is not used for reading registers such as ASP PPB Access Register (PPAV) and ASP Dynamic Block Access Register (DYAV). There are separate commands required to select and read the location in the array accessed. The RDARG_4_0 transaction will read invalid data from the PASS Register locations if the ASP Password protection mode is selected by programming ASPR[2:0]. Reading undefined locations provides undefined data.

4.8.3.3 Read status registers transaction

The Read Status Register (RDSR1_0_0, RDSR2_0_0, RDVSTR_2_0) transactions allow the registers' volatile contents to be read. The SPI mode has no address cycles. The SPI transaction uses latency cycles set by (CFR3V[7:6]) for reading Volatile registers to enable maximum clock frequency of 166MHz. The HYPERBUS™ transaction uses latency cycles set by (CFR1V[7:4]) for reading Volatile registers to enable maximum clock frequency of 166MHz. The HYPERBUS™ transaction uses latency cycles set by (CFR1V[7:4]) for reading Volatile registers to enable maximum clock frequency of 166MHz under HL-T, and 200MHz under HS-T. The HYPERBUS™ mode supports DS for capturing data.

The Status Register (SPI - volatile only) contents can be read at any time, even while a program, erase, or write operation is in progress.

In SPI mode, it is possible to continuously read Status Register by providing multiples of eight clock cycles. The status is updated for each eight cycle read.

4.8.3.4 Read dynamic protection bit (DYB) access register transaction

The Read DYB Access Register (RDDYB_4_0, RDVDYB_1_1) transaction reads the contents of the DYB Access Register. The SPI transaction uses latency cycles set by (CFR3V[7:6]) for reading Volatile registers to enable maximum clock frequency of 166MHz. The HYPERBUS[™] transaction uses latency cycles set by (CFR1V[7:4]) for reading Volatile registers to enable maximum clock frequency of 166MHz under HL-T, and 200MHz under HS-T. The HYPERBUS[™] mode supports the DS for capturing data. It is not possible to read DYB Access Register continuously for the entire array. Each location must be read with a separate Read DYB transaction.

4.8.3.5 Read persistent protection bit (PPB) access register transaction

The Read PPB Access Register (RDPBB_4_0, RDNPPB_1_1) transaction reads the contents of the PPB Access Register. The SPI transaction uses latency cycles set by (CFR3V[7:6]) for reading Volatile registers to enable maximum clock frequency of 166MHz. The HYPERBUS™ transaction uses latency cycles set by (CFR1V[7:4]) for reading Volatile registers to enable maximum clock frequency of 166MHz under HL-T, and 200MHz under HS-T. The HYPERBUS™ mode supports the DS for capturing data. It is not possible to read PPB Access Register continuously for all the sectors in the array. Each location must be read with a separate Read PPB transaction.

4.8.3.6 Read PPB lock transaction

The Read PPB Lock Register (RDPLB_0_0, RDVPPL_1_1) transaction allows reading the global Persistent Protection Lock bit. The SPI mode has no address cycles. The SPI transaction uses latency cycles set by (CFR3V[7:6]) for reading Volatile registers to enable maximum clock frequency of 166MHz. The HYPERBUS[™] transaction uses latency cycles set by (CFR1V[7:4]) for reading Volatile registers to enable maximum clock frequency of 166MHz under HL-T, and 200MHz under HS-T. The HYPERBUS[™] mode supports DS for capturing data.



4.8.3.7 Read ECC data unit status

The Read ECC Data Unit Status (RDECC_4_0, RDECST_1_1) transaction is used to determine the ECC status of the addressed unit data. In this transaction, the LSb of the address must be aligned to an ECC data unit. The SPI transaction uses latency cycles set by (CFR3V[7:6]) for reading Volatile registers to enable maximum clock frequency of 166MHz. The HYPERBUS™ transaction uses latency cycles set by (CFR1V[7:4]) for reading Volatile registers to enable maximum clock frequency of 166MHz under HL-T, and 200MHz under HS-T. The HYPERBUS™ mode supports DS for capturing data.

In SPI mode, the device outputs the byte contents of the ECC Status for the selected ECC unit. In HYPERBUS[™] mode, the device outputs the word contents of the ECC status for the selected ECC unit. To read the next ECC unit status, another Read ECC Data Unit Status transaction must be initiated to the next ECC data unit aligned address - incremented by 16 bytes.

4.8.3.8 Read POR timer transaction - HYPERBUS™

The Read Power-On-Reset Timer (RDNPOR_4_0) transaction is used to read the contents of the POR Timer Register. This transaction uses latency cycles set by (CFR1V[7:4]) to enable maximum clock frequency of 166MHz under HL-T, and 200MHz. under HS-T. The HYPERBUS[™] mode supports DS for capturing data. The POR Timer Register controls the functionality of the RSTO# pin.

4.8.3.9 HYPERBUS[™] read register related registers and transactions

Related registers (see Section 5.2 HYPERBUSTM registers on page 90) Related HYPERBUSTM transactions (see Table 120 on page 124) Read ID/Unique ID/SFDP (RDIDSF_1_1) - Device ID/ Unique ID/SFDP ASO Read ID/Unique ID/SFDP (RDIDSF_1_1) - Device ID/ Unique ID/SFDP ASO Read Status Register (RDVSTR_2_0) Read Volatile Configuration Register 1 (RDVCR1_4_0) Read Volatile Configuration Register 2 (RDVCR2_4_0) Read Nonvolatile Configuration Register 2 (RDNCR2_4_0) Read Nonvolatile Configuration Register 2 (RDNCR2_4_0) Read Volatile Persistent Protection Bits (RDNPPB_1_1) Read Volatile Dynamic Protection Bits (RDNPPB_1_1) Read Volatile Dynamic Protection Bits (RDVDYB_1_1) Read Volatile Dynamic Protection Bits (RDVDYB_1_1) Read Error Correction (ECC) Status (RDECST_1_1) Read Nonvolatile POR Timer Register (RDNPOR_4_0)

Table 45 HYPERBUS[™] read register related registers and transactions

4.8.3.10 Legacy (x1) SPI read register related registers and transactions

Table 46 Legacy (x1) SPI read register related registers and transactions

Related registers (see Section 5.3 Legacy (x1) SPI registers on page 106)	Related SPI transactions (see Table 125 on page 141)
SPI Configuration Register 2 (CFR2N, CFR2V)	Read Device ID (RDIDN_0_0)
SPI Configuration Register 3 (CFR3N, CFR3V)	Read SFDP (RSFDP_3_0)



4.8.4 Data strobe (DS) - HYPERBUS™

To allow for higher data rates, data strobe signal (DS) is added to DDR devices. The data strobe is non-free-running signal driven by the device, which is also driving the data signals. At the board level, the strobe signal has identical loading to data signals and needs to be routed similarly. During the period of data transfer in a read transaction, the Data Strobe (DS) signal is driven by the device and transitions edge aligned with the IO signal data transitions. DS is used as an additional output signal with the same timing characteristics as other data outputs but with the guarantee of transitioning with every data bit transferred. The DS signal transitions can be received and internally phase shifted by the master to be used as an internal read data clock to capture each data bit transferred.

DS behavior is described as follows:

- DS will start transiting upon valid data
- DS will continue to toggle as long as CS# is low and CK/CK# is toggling. Exceptions to this rule are:
 - Inter-page boundary latency
 - DS Stall upon detecting an ECC error when reading a Half-page of data.

4.8.5 Burst types

The device supports three burst types during Read transactions:

- Linear Burst
- Wrapped Burst
- Hybrid Burst HYPERBUS™

Linear burst start at a selected location and output data in a sequential manner (can read the whole memory array).

Wrapped burst accesses start at a selected location and continue for a configured number of locations in a group wrap sequence.

CFR1x [1:0]	CA[45]	Wrap boundary (bytes)	Start address (hex)	Address sequence (hex) (words)
XX	1	Linear	XXXXXX03	03, 04, 05, 06, 07, 08, 09, 0A, 0B, 0C, 0D, 0E, 0F, 10, 11, 12, 13, 14, 15, 16, 17, 18,
10	0	16	XXXXXX02	02, 03, 04, 05, 06, 07, 00, 01,
10	0	16	XXXXXX0C	0C, 0D, 0E, 0F, 08, 09, 0A, 0B,
11	0	32	XXXXXX0A	0A, 0B, 0C, 0D, 0E, 0F, 00, 01, 02, 03, 04, 05, 06, 07, 08, 09,
11	0	32	XXXXXX1E	1E, 1F, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 1A, 1B, 1C, 1D,
01	0	64	XXXXXX03	03, 04, 05, 06, 07, 08, 09, 0A, 0B, 0C, 0D, 0E, 0F, 10, 11, 12, 13, 14, 15 16, 17, 18, 19, 1A, 1B, 1C, 1D, 1E, 1F, 00, 01, 02,
01	0	64	XXXXXX2E	2E, 2F, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 3A, 3B, 3C, 3D, 3E, 3F, 20 21, 22, 23, 24, 25, 26, 27, 28, 29, 2A, 2B, 2C, 2D,

Table 47	Example burst sequences
----------	-------------------------

002-12337 Rev. *Y 2022-01-18

58 of 166

4	8. E	xamj	ple 1	: 64	l-by	vte v	NI
t							
S S	0	1	2	3		17	1
							(

rapped burst address sequence (Latency code = 16) Table

arget																				C	lock	сус	le																					
arget dress	0	1	2	3	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32	33	34	35	36	37	38	39	40	41	42	43	44	45	46	47	48	49	50	51	52	53	54	55	56
0						0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	-	-	-	-	-	-	-
1						1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	Х	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	0	-	-	-	-	-	-
2						2	3	4	5	6	7	8	9	10	11	12	13	14	15	Х	Х	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	0	1	-	-	-	-	-
3						3	4	5	6	7	8	9	10	11	12	13	14	15	х	Х	Х	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	0	1	2	-	-	-	-
4						4	5	6	7	8	9	10	11	12	13	14	15	Х	х	Х	Х	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	0	1	2	3	-	-	-
5						5	6	7	8	9	10	11	12	13	14	15	Х	Х	Х	Х	Х	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	0	1	2	3	4	-	-
6						6	7	8	9	10	11	12	13	14	15	х	Х	Х	Х	Х	Х	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	0	1	2	3	4	5	-
7						7	8	9	10	11	12	13	14	15	х	х	х	Х	х	Х	Х	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	0	1	2	3	4	5	6
8						8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	0	1	2	3	4	5	6	7	-	-	-	-	-	-	-
9						9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	Х	24	25	26	27	28	29	30	31	0	1	2	3	4	5	6	7	8	-	-	-	-	-	-
10						10	11	12	13	14	15	16	17	18	19	20	21	22	23	х	Х	24	25	26	27	28	29	30	31	0	1	2	3	4	5	6	7	8	9	-	-	-	-	Γ.
1						11	12	13	14	15	16	17	18	19	20	21	22	23	Х	Х	Х	24	25	26	27	28	29	30	31	0	1	2	3	4	5	6	7	8	9	10	-	-	-	T
2					Due	12	13	14	15	16	17	18	19	20	21	22	23	Х	Х	Х	Х	24	25	26	27	28	29	30	31	0	1	2	3	4	5	6	7	8	9	10	11	-	-	Γ
3	0.4.0	0.14	~ ^ ^ ^	turn	Bus around	13	14	15	16	17	18	19	20	21	22	23	Х	Х	Х	Х	Х	24	25	26	27	28	29	30	31	0	1	2	3	4	5	6	7	8	9	10	11	12	-	Γ
4	CAU	CA1	CAZ	li	+ nitial	14	15	16	17	18	19	20	21	22	23	х	х	Х	х	Х	Х	24	25	26	27	28	29	30	31	0	1	2	3	4	5	6	7	8	9	10	11	12	13	Γ
5				la	tency	15	16	17	18	19	20	21	22	23	Х	х	Х	Х	Х	Х	Х	24	25	26	27	28	29	30	31	0	1	2	3	4	5	6	7	8	9	10	11	12	13	1
6						16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	-	-	-	-	-	-	Γ
7						17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	Х	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	-	-	-	-	-	Γ
18						18	19	20	21	22	23	24	25	26	27	28	29	30	31	Х	Х	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	-	-	-	-	Γ
19						19	20	21	22	23	24	25	26	27	28	29	30	31	х	Х	Х	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	-	-	-	Γ
20						20	21	22	23	24	25	26	27	28	29	30	31	Х	х	Х	Х	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	-	-	Γ
21						21	22	23	24	25	26	27	28	29	30	31	Х	Х	Х	Х	Х	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	-	Γ
22						22	23	24	25	26	27	28	29	30	31	х	Х	Х	Х	Х	Х	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	T
23						23	24	25	26	27	28	29	30	31	х	х	х	Х	х	Х	Х	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	2
24						24	25	26	27	28	29	30	31	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	-	-	-	-	-	-	
25						25	26	27	28	29	30	31	0	1	2	3	4	5	6	7	Х	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	-	-	-	-	-	
26						26	27	28	29	30	31	0	1	2	3	4	5	6	7	Х	Х	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	-	-	-	-	
27						27	28	29	30	31	0	1	2	3	4	5	6	7	Х	Х	Х	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	-	-	-	T
28					Due	28	29	30	31	0	1	2	3	4	5	6	7	Х	Х	х	Х	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	-	-	
29	C A C	0.44	~ ^ ^ ^		Bus around	29	30	31	0	1	2	3	4	5	6	7	Х	Х	Х	х	Х	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	-	Γ
30	CAU	CA1	CA2		+ nitial	30	31	0	1	2	3	4	5	6	7	Х	Х	Х	Х	х	Х	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	T
31				la	tency	31	0	1	2	3	4	5	6	7	Х	Х	Х	Х	Х	Х	Х	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	3
	-	-	1	2	16	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	

HYPERBUS™ interface, 1.8V/3.0V 256Mb/512Mb/1Gb SEMPER[™] Flash

Infineon

Features

Datasheet

Datasheet

Table 48. Example 1: 64-byte wrapped burst address sequence (Latency code = 16) (Continued)



LEGEND

X = Marks idle periods on the bus when DS does not toggle.

- = Indicates that the 64-Byte wrapped burst has completed.

Features

002-12337 Rev. *Y 2022-01-18

60 of 166

uer																			С	lock	сус	le																				
get ress	0	1	2	3 13	14	15	16	17	18	19 2	20	21	22	23	24	25	26	27	28	29	30	31	32	33	34	35	36	37	38	39	40	41	42	43	44	45	46	47	48	49	50	51
)					0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	-	-	-	-	-	-
					1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	0	-	-	-	-	-	-
					2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	0	1	-	-	-	-	-	-
3					3	4	5	6	7	8 9	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	0	1	2	-	-	-	-	-	-
Ļ					4	5	6	7	8	9 1	0	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	0	1	2	3	-	-	-	-	-	-
5					5	6	7	8	9	10 1	1	12	13	14	15	Х	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	0	1	2	3	4	-	-	-	-	-
;					6	7	8	9	10	11 1	2	13	14	15	Х	Х	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	0	1	2	3	4	5	-	-	-	-
7					7	8	9	10	11	12 1	3	14	15	Х	Х	Х	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	0	1	2	3	4	5	6	-	-	-
3					8	9	10	11	12	13 1	4	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	0	1	2	3	4	5	6	7	-	-	-	-	-	-
)					9	10	11	12	13	14 1	5	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	0	1	2	3	4	5	6	7	8	-	-	-	-	-	-
C					10	11	12	13	14	15 1	6	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	0	1	2	3	4	5	6	7	8	9	-	-	-	-	-	-
1					11	12	13	14	15	16 1	7	18	19	20	21	22	23	24	25	26	27	28	29	30	31	0	1	2	3	4	5	6	7	8	9	10	-	-	-	-	-	-
2					12	13	14	15	16	17 1	8	19	20	21	22	23	24	25	26	27	28	29	30	31	0	1	2	3	4	5	6	7	8	9	10	11	-	-	-	-	-	-
3		Bus function 13 14 15 16 17 18 19 20 21 22 23 X 24 25 26 27 28 29 30 31 0 1 2 3 4 5 6 7 8 9 10 11 12 -																																								
4	-	CA1 BUS turnaround + Initial 14 15 16 17 18 19 20 21 22 23 X X 24 25 26 27 28 29 30 31 0 1 2 3 4 5 6 7 8 9 10 11 12 13 -																																								
5	CAU	CA1 CA2 + Initial 15 16 17 18 19 20 21 22 23 X X 24 25 26 27 28 29 30 31 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 -																																								
6		Initial latency 15 16 17 18 19 20 21 22 23 X X 24 25 26 27 28 29 30 31 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 -																																								
7		latency 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 -																																								
8		17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 -																																								
9					19	20	21	22	23	24 2	25	26	27	28	29	30	31	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	-	-	-	-	-	-
0					20	21	22	23	24	25 2	6	27	28	29	30	31	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	-	-	-	-	-	-
1					21	22	23	24	25	26 2	27	28	29	30	31	Х	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	-	-	-	-	-
2					22	23	24	25	26	27 2	8	29	30	31	Х	Х	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	-	-	-	-
3					23	24	25	26	27	28 2	9	30	31	Х	Х	Х	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	-	-	-
4					24	25	26	27	28	29 3	0	31	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	-	-	-	-	-	-
5					25	26	27	28	29	30 3	51	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	-	-	-	-	-	-
6					26	27	28	29	30	31 (0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	-	-	-	-	-	-
7					27	28	29	30	31	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	-	-	-	-	-	-
8					28	29	30	31	0	1 3	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	-	-	-	-	-	-
9					29	30	31	0	1	2	3	4	5	6	7	Х	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	-	-	-	-	-
0				Bus	30	31	0	1	2	3 4	4	5	6	7	Х	Х	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	-	-	-	-
1 C	CA0	CA1	CA2	turnaround + Initial latency	31	0	1	2	3	4	5	6	7	x	х	х	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	-	-	-
-+	_	_	1	2 12	-	-	-	-	-	- 1	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-

Table 49. Example 1: 64-byte wrapped burst address sequence (Latency code = 12)

Datasheet

yte v

256Mb/512Mb/1Gb SEMPER™ Flash HYPERBUS™ interface, 1.8V/3.0V

Features

Infineon

256Mb/512Mb/1Gb SEMPER™ Flash HYPERBUS™ interface, 1.8V/3.0V



-	п
1	>
۵	٥
<u> </u>	+
2	
-	2
<u>q</u>	2
0	0

Table 50. Example 3: 64-byte wrapped burst address sequence (Latency code = 20)

				-byte wra									- 7			e after	CS#	loes l	ow														
Target address	0	1	2	3	21	22	23	24	25	26	27	28	29	30	31	32	33	34	35	36	37	38	39	40	41	42	43	44	45	46	47	48	49
0						D0	D1	D2	D3	D4	D5	D6	D7	D8	D9	D10	D11	D12	D13	D14	D15	х	х	х	х	D16	D17	D18	D19	D20	D21	D22	D23
1					_	D1	D2	D3	D4	D5	D6	D7	D8	D9		D11			D14		Х	х	х	х	х	D16					D21	D22	D23
2					_	D2	D3	D4	D5	D6	D7	D8	D9	D10		D12			D15	Х	х	х	х	х	х			D18			D21	D22	D23
3						D3	D4	D5	D6	D7	D8	D9	D10	D11	D12	D13	D14	D15	х	х	х	х	х	х	х	D16	D17	D18	D19	D20	D21	D22	D23
4						D4	D5	D6	D7	D8	D9	D10	D11	D12	D13	D14	D15	х	х	х	х	х	х	х	х	D16	D17	D18	D19	D20	D21	D22	D23
5						D5	D6	D7	D8	D9	D10	D11	D12	D13	D14	D15	х	х	х	х	х	х	х	х	х	D16	D17	D18	D19	D20	D21	D22	D23
6						D6	D7	D8	D9	D10	D11	D12	D13	D14	D15	х	х	х	х	х	х	х	х	х	х	D16	D17	D18	D19	D20	D21	D22	D23
7						D7	D8	D9	D10	D11	D12	D13	D14	D15	х	х	х	х	х	х	х	х	х	Х	х	D16	D17	D18	D19	D20	D21	D22	D23
8						D8	D9	D10	D11	D12	D13	D14	D15	D16	D17	D18	D19	D20	D21	D22	D23	х	х	х	х	D24	D25	D26	D27	D28	D29	D30	D31
9						D9	D10	D11	D12	D13	D14	D15	D16	D17	D18	D19	D20	D21	D22	D23	х	х	х	х	х	D24	D25	D26	D27	D28	D29	D30	D31
10						D10	D11	D12	D13	D14	D15	D16	D17	D18	D19	D20	D21	D22	D23	х	х	х	х	Х	Х	D24	D25	D26	D27	D28	D29	D30	D31
11						D11	D12	D13	D14	D15	D16	D17	D18	D19	D20	D21	D22	D23	х	х	х	х	х	х	х	D24	D25	D26	D27	D28	D29	D30	D31
12						D12	D13	D14	D15	D16	D17	D18	D19	D20	D21	D22	D23	х	х	х	х	х	х	х	х	D24	D25	D26	D27	D28	D29	D30	D31
13				Bus turnaro	und	D13	D14	D15	D16	D17	D18	D19	D20	D21	D22	D23	х	х	х	х	х	х	х	х	х	D24	D25	D26	D27	D28	D29	D30	D31
14	CA0	CA1	CA2	+ Initial laten	су	D14	D15	D16	D17	D18	D19	D20	D21	D22	D23	х	х	х	х	х	х	х	х	х	х	D24	D25	D26	D27	D28	D29	D30	D31
15						D15	D16	D17	D18	D19	D20	D21	D22	D23	х	х	х	х	х	х	х	х	х	х	х	D24	D25	D26	D27	D28	D29	D30	D31
16						D16	D17	D18	D19	D20	D21	D22	D23	D24	D25	D26	D27	D28	D29	D30	D31	х	х	х	х	D32	D33	D34	D35	D36	D37	D38	D39
17						D17	D18	D19	D20	D21	D22	D23	D24	D25	D26	D27	D28	D29	D30	D31	х	х	х	х	х	D32	D33	D34	D35	D36	D37	D38	D39
18						D18	D19	D20	D21	D22	D23	D24	D25	D26	D27	D28	D29	D30	D31	х	х	х	х	х	х	D32	D33	D34	D35	D36	D37	D38	D39
19						D19	D20	D21	D22	D23	D24	D25	D26	D27	D28	D29	D30	D31	х	х	х	х	х	х	х	D32	D33	D34	D35	D36	D37	D38	D39
20						D20	D21	D22	D23	D24	D25	D26	D27	D28	D29	D30	D31	х	х	х	х	х	х	х	х	D32	D33	D34	D35	D36	D37	D38	D39
21						D21	D22	D23	D24	D25	D26	D27	D28	D29	D30	D31	х	х	х	х	х	х	х	х	х	D32	D33	D34	D35	D36	D37	D38	D39
22						D22	D23	D24	D25	D26	D27	D28	D29	D30	D31	х	х	х	х	х	х	х	х	х	х	D32	D33	D34	D35	D36	D37	D38	D39
23						D23	D24	D25	D26	D27	D28	D29	D30	D31	х	х	х	х	х	х	х	х	х	х	х	D32	D33	D34	D35	D36	D37	D38	D39
24						D24	D25	D26	D27	D28	D29	D30	D31	D32	D33	D34	D35	D36	D37	D38	D39	х	х	х	х	D40	D41	D42	D43	D44	D45	D46	D47
25						D25	D26	D27	D28	D29	D30	D31	D32	D33	D34	D35	D36	D37	D38	D39	х	х	х	х	х	D40	D41	D42	D43	D44	D45	D46	D47
26						D26	D27	D28	D29	D30	D31	D32	D33	D34	D35	D36	D37	D38	D39	х	х	х	х	х	х	D40	D41	D42	D43	D44	D45	D46	D47
27						D27	D28	D29	D30	D31	D32	D33	D34	D35	D36	D37	D38	D39	х	х	х	х	х	х	х	D40	D41	D42	D43	D44	D45	D46	D47

002-12337 Rev. *Y 2022-01-18

Table 50. Example 3: 64-byte wrapped burst address sequence (Latency code = 20) (Continued)

Target															Clock	cycle	e after	CS# g	goes I	ow														
address	0	1	2	3		21	22	23	24	25	26	27	28	29	30	31	32	33	34	35	36	37	38	39	40	41	42	43	44	45	46	47	48	49
28							D28	D29	D30	D31	D32	D33	D34	D35	D36	D37	D38	D39	х	х	х	х	х	х	х	х	D40	D41	D42	D43	D44	D45	D46	D47
29 30 31	CA0	C 4 1	CA2		Turnar		D29	D30	D31	D32	D33	D34	D35	D36	D37	D38	D39	х	х	х	х	х	х	х	х	х	D40	D41	D42	D43	D44	D45	D46	D47
30	CAU	CAI	CAZ	+ Ini	tial La	tency	D30	D31	D32	D33	D34	D35	D36	D37	D38	D39	х	х	х	х	х	х	х	х	х	х	D40	D41	D42	D43	D44	D45	D46	D47
31							D31	D32	D33	D34	D35	D36	D37	D38	D39	х	х	х	х	х	х	х	х	х	х	х	D40	D41	D42	D43	D44	D45	D46	D47
	-	-	1	2		20	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
																La	tency	count																

Legend:

X = Marks idle periods on the bus when DS does not toggle.

- = indicates that the 64-Byte wrapped burst has completed.

Datasheet



Features





```
To calculate latency when crossing a page boundary, use the following formula:

if ((PS - LTCY) < ADDR & (SP -1))

{

        ((ADDR & (SP -1)) - PS + LTCY)

}

else

{0}

Where:

PS = Page size = 16 words

SP = Sub-page size = 8 words

LTCY = Latency

ADDR = Target address
```

Hybrid burst combines one wrapped burst followed by linear burst. The beginning of a hybrid burst will wrap once within the target address wrapped burst length group, before switching to linear burst of data beyond the end of the initial wrapped burst length group. Hybrid burst is supported for 16-Byte and 32-Byte but not 64-Byte wrapped burst length groups.

Example burst sequences for 32-Byte, and 16-Byte Hybrid burst reads:

- 1. 32-Byte example (wrap within 32-Byte boundary before transitioning to linear burst)
 - a. 06-07-08-09-0A-0B-0C-0D-0E-0F-00-01-02-03-04-05-10-11
 - b. 0E-0F-00-01-02-03-04-05-06-07-08-09-0A-0B-0C-0D-10-11
- 2. 16-Byte example (wrap within 16-Byte boundary before transitioning to linear burst)
 - a. 06-07-00-01-02-03-04-05-08-09
 - b. 03-04-05-06-07-00-01-02-08-09

4.9 Write transactions - Legacy (x1) SPI

There are write transactions for writing to the Registers.

4.9.1 Write enable transaction

The Write Enable (WRENB_0_0) transaction sets the Write Program Enable Status (WRPGEN) bit of the Status Register 1 (STR1V[1]) to 1. The WRPGEN bit must be set to 1 by issuing the Write Enable (WRENB_0_0) Transaction to enable write, program, and erase transactions.

4.9.2 Write disable transaction

The Write Disable (WRDIS_0_0) transaction clears the Write Program Enable Status (WRPGEN) bit of the Status Register 1 (STR1V[1]) to 0.

The WRPGEN bit can be cleared to 0 by issuing the Write Disable (WRDIS_0_0) transaction to disable commands that requires WRPGEN be set to 1 for execution. The WRDIS_0_0 transaction can be used by the user to protect memory areas against inadvertent write, program, or erase operations that can corrupt the contents of the memory. The WRDIS_0_0 transaction is ignored during an embedded operation while RDYBSY bit = 1 (STR1V[0]).

4.9.3 Clear program and erase failure flags transaction

The Clear Program and Erase Failure Flags (CLPEF_0_0) transaction resets bit STR1V[5] (Erase Error Flag) and bit STR1V[6] (Program Error Flag) to 0. The Clear Status Register transaction will be accepted even when the device remains busy with RDYBSY set to 1, as the device does remain busy when either error bit is set. The WRPGEN bit will be unchanged after this command is executed.



4.9.4 Clear ECC status register transaction

The Clear ECC Status Register (CLECC_0_0) transaction resets bit ECSV[4] (2-bit ECC Detection), bit ECSV[3] (1-bit ECC Correction), INSV[1:0] ECC detection status bits, Address Trap Register EATV[31:0], and ECC Detection Counter ECTV[15:0]. It is not necessary to set the WRPGEN bit before this transaction is executed. The Clear ECC Status Register transaction will be accepted even when the device remains busy with WRPGEN set to 1, as the device does remain busy when either error bit is set.

The WRPGEN bit will be unchanged after this command is executed.

4.9.5 Write any register transaction

The Write Any Register (WRARG_C_1) transaction provides a way to write any device register, Nonvolatile or Volatile. The transaction includes the address of the register to be written, followed by one byte of data to write in the addressed register.

Before the WRARG_C_1 transaction can be accepted by the device, a Write Enable (WRENB_0_0) transaction must be issued and decoded, which sets the Write/Program Enable bit (WRPGEN) in the Status Register to enable any write operations. The RDYDSY bit in STR1V[0] can be checked to determine when the operation is completed. The PRGERR and ERSERR bits in STR1V[6:5] can be checked to determine if any error occurred during the operation.

Some registers have a mixture of bit types and individual rules controlling which bits can be modified. Some bits are read only, some are OTP, and some are designated Reserved (DNU).

Read only bits are never modified and the related bits in the WRARG_C_1 transaction data byte are ignored without setting a program or erase error indication (PRGERR or ERSERR in STR1V[6:5]). Hence, the value of these bits in the WRARG_C_1 data byte do not matter.

OTP bits can only be programmed to the level opposite of their default state. Writing of OTP bits back to their default state is ignored and no error is set.

Nonvolatile bits which are changed by the WRARG_C_1 data require Nonvolatile Register write time (t_W) to be updated. The update process involves an erase and a program operation on the Nonvolatile Register bits. If either the erase or program portion of the update fails, the related error bit and RDYBSY bit in STR1V will be set to 1.

Status Register 1 can be repeatedly read (polled) to monitor the RDYBSY bit (STR1V[0]) and the error bits (STR1V[6,5]) to determine when the register write is completed or failed. If there is a write failure, the CLPEF_0_0 transaction is used to clear the error status and enable the device to return to standby state.

The ASP PPB Lock Register (PPLV) Register cannot be written by the WRARG_C_1 transaction. Only the Write PPB Lock Bit (WRPLB_0_0) transaction can write the PPLV Register.

The Data Integrity Check Register cannot be written by the WRARG_C_1 transaction. The Data Integrity Check Register is loaded by running the Data Integrity Check transaction (DICHK_4_1).

4.9.6 Write PPB lock bit

The Write PPB Lock Bit (WRPLB_0_0) transaction clears the PPB Lock Register PPLV[0] to zero. The PPBLCK bit is used to protect the PPB bits. When PPLV[0] = 0, the PPB Program/Erase transaction will be aborted. In Read Password Protection mode, PPBLCK bit is also used to control the high order bits of the address by forcing the address range to be limited to one sector where boot code is stored, until the read password is supplied.

Before the WRPLB_0_0 transaction can be accepted by the device, a Write Enable (WRENB_0_0) transaction must be issued and decoded by the device, which sets the Write/Program Enable (WRPGEN) in the Status Register 1 to enable any write operations.

While the operation is in progress, the Status Register can still be read to check the value of the RDYBSY bit. The WRPGEN bit is a 1 during the self-timed operation, and is a 0 when it is completed. When the Write PPB Lock transaction is completed, the RDYBSY bit is set to a 0.

4.9.7 Legacy (x1) SPI write transactions related registers and transactions

Table 51 Legacy (x1) SPI write transactions related registers and transactions

Related registers (see Section 5.3 Legacy (x1) SPI registers on page 106)	Related SPI transactions (see Table 122 on page 137)
Status Register 1 (STR1N, STR1V)	Write Enable (WRENB_0_0)
Address Trap Register (EATV)	Write Any Register (WRARG_C_1)
ECC Detection Counter (ECTV)	Write PPB Lock Bit (WRPLB_0_0)



4.10 Program

There are program transactions for programming data into the device. These program transactions can use any of these two protocols:

- HYPERBUS[™] interface with DDR Program Registers, the Memory Array, SSR, Persistent Protection Bits, Dynamic Protection Bits, Clear ECC Status and Clear PPB Lock bit.
- Legacy (x1) SPI interface with SDR Program the Memory Array, SSR, and Persistent Protection Bits.

4.10.1 HYPERBUS[™]

4.10.1.1 Word programming

Word programming is used to program a single word or a group of words anywhere in the flash memory arrays.

The minimum Word Programming command sequence requires four command write transactions. The program command sequence is initiated by issuing two unlock command write transactions (transactions one and two), followed by the program set-up command (transaction three). The program address and data are written next (transaction four), which in turn initiates the Embedded Programming algorithm. The system is not required to provide further controls or timing. The device automatically generates the program pulses and verifies the programmed cell margin internally. When the Embedded Programming algorithm is complete, the EAC then returns to its Standby State.

The four transaction Word Programming command sequence described earlier is used to program a single (16-bit) word (two bytes). Multiple sequential words can be programmed with the Word Programming sequence by using the burst write capability. The unlock and program command sequence is identical to a single Word Programming sequence but during the data / address transaction multiple sequential data values are loaded during a single assertion of CS#. The data presented is programmed into sequential addresses starting with the target address identified in the Command-Address phase of the burst write transaction. A maximum of 256 words (512-Byte) can be programmed as long as an aligned 256 word (512-Byte) address boundary is not crossed.

The system can determine the status of the program operation by reading the Status Register (see **Error types and reporting - HYPERBUS™ on page 80**).

Any commands other than Program Suspend and Status Register Read written to the device during the Embedded Program algorithm are ignored.

Note that a Hardware Reset (RESET# = V_{IL}) or power loss immediately terminates the programming operation and returns the device to Read mode after t_{RPH} time. The termination may leave the area being programmed in an intermediate state with invalid or unstable data values. Once the device has completed the Hardware Reset operation, the program command sequence may be reinitiated with the same data to complete the programming operation, to ensure the data is fully programmed. However, to ensure the best data integrity, the sector in which the program operation was terminated must be erased and re-programed.

The Word Programming command may also be used when the SSR ASO is entered.

A modified version of the Word Programming command, without unlock write cycles, is used for programming when entered into the Advanced Sector Protection, Password, and PPB ASOs. The same command is used to change volatile bits when entered into the PPB Lock, and DYB ASOs.

256Mb/512Mb/1Gb SEMPER[™] Flash HYPERBUS[™] interface, 1.8V/3.0V



Features



Figure 35 Word program operation

4.10.1.2 Write buffer programming

A write buffer is used to program data within a 512-Byte address range aligned on a 512-Byte boundary (Line). Thus, a full Write Buffer Programming operation must be aligned on a Line boundary. Programming operations of less than a full 512-Byte may start on any word boundary but may not cross a Line boundary. At the start of a Write Buffer Programming operation all bit locations in the buffer are all 1's (FFFFh words) thus any locations not loaded will retain the existing data. See Address space maps on page 19 for information on address map.

Write Buffer Programming allows up to 512-Byte to be programmed in one operation. It is possible to program from 1 bit up to 512-Byte in each Write Buffer Programming operation. It is strongly recommended that a multiple of 16-Byte half-pages be written and each half-page written only once. For the very best performance, programming should be done in full Lines of 512-Byte aligned on 512-Byte boundaries.

Write Buffer Programming is supported only in the Flash Memory Array or the SSR ASO.

The Write Buffer Programming operation is initiated by first writing two unlock cycles. This is followed by a third write cycle of the Write to Buffer command with the Sector Address (SA), in which programming is to occur. Next, the system writes the number of word locations minus one. This tells the device how many write buffer addresses will be loaded with data and therefore when to expect the Program Buffer to flash confirm command. The Sector Address provided in both the Write to Buffer command and the Write Word Count command must match. The Sector to be programmed must be unlocked (unprotected). If a programming operation is attempted to a locked sector, the operation will be aborted and the failure will be indicated in the Status Register.

The system then writes the starting address and data word. This starting address is the first address and data pair to be programmed, and selects the starting word address within the write buffer Line. The Sector address must match the Write to Buffer command Sector Address or the operation will abort and return to the initiating state. All subsequent single word address and data pair write transactions must be in sequential order. All write buffer addresses must be within the same Line. If the system attempts to load data outside this range, the operation will abort and return to the initiating state.

The word counter decrements for each data word loaded. Note that while counting down the data writes, every write is considered to be data being loaded into the write buffer. No commands are possible during the write buffer loading period. The only way to stop loading the write buffer is to write with an address that is outside the Line of the programming operation. This invalid address will immediately abort the Write to Buffer command sequence and set the Write Buffer Abort Status Bit (WRBFAB - STRV[3]).



Once the specified number of write buffer locations has been loaded, the system must then write the Program Buffer to Flash command at the Sector Address. The device then goes busy. The Embedded Program algorithm automatically programs and verifies the data for the correct data pattern. The system is not required to provide any controls or timings during these operations. If an incorrect number of write buffer locations have been loaded the operation will abort and return to the initiating state. The abort occurs as well when anything other than the Program Buffer to Flash is written when that command is expected at the end of the word count number of data words.

The Write-Buffer Embedded Programming operation can be suspended using the Program Suspend command. When the Embedded Program algorithm is complete, the EAC then returns to the EAC Standby or Erase Suspend Standby state where the programming operation was started.

The system can determine the status of the program operation by using the Status Register. See **Figure 36** for a diagram of the programming operation.

The Write Buffer Programming Sequence will be Aborted under the following conditions:

• Load a Word Count value greater than the buffer size (255).

• Write an address that is outside the Line provided in the Write to Buffer command.

• The Program Buffer to Flash command is not issued after the Write Word Count number of data words is loaded.

When any of the conditions that cause an abort of write buffer command occur the abort will happen immediately after the offending condition, and will indicate a Program Fail in the Status Register at bit location 4 (PRGERR = 1 - STRV[4]) due to Write Buffer Abort bit location 3 (WRBFAB = 1 - STRV[3]). Write Buffer Abort Reset command or Clear Status Register command will clear the failure status.

The Write Buffer Programming sequence can be terminated by the following: Hardware Reset or Power Cycle. However, using either of these methods may leave the area being programmed in an intermediate state with invalid or unstable data values. In this case, the same area will need to be reprogrammed with the same data or erased to ensure data values are properly programmed or erased. To ensure the best data integrity, the sector in which the program operation was terminated must be erased and re-programmed.

256Mb/512Mb/1Gb SEMPER[™] Flash HYPERBUS[™] interface, 1.8V/3.0V



Features



Figure 36 Write buffer programming operation with status register



4.10.1.3 **Program granularity**

The S26HS-T/S26HL-T supports two methods of programming, Word or Write Buffer Programming.

Word programming examines the data word supplied by the command and programs 0's in the addressed memory array word to match the 0's in the command data word.

Write Buffer Programming examines the write buffer and programs 0's in the addressed memory array Line to match the 0's in the write buffer. The write buffer does not need to be completely filled with data. It is allowed to program as little as a single bit, several bits, a single word, a few words, a half-page, multiple half-pages, or the entire buffer as one programming operation. Use of the write buffer method reduces host system overhead in writing program commands and reduces memory device internal overhead in programming operations to make Write Buffer Programming more efficient and thus faster than programming individual words with the Word Programming command.

Each half-page can be programmed by either method. Half-pages programmed by different methods may be mixed within a Line. Pages programmed by different methods may be mixed within a Line for the Industrial Temperature version (-40°C to +85°C) only. For the Industrial Plus version (-40°C to +105°C) and Automotive AEC-Q100 Grade 1 (-40°C to +125°C), Grade 2 (-40°C to +105°C) and Grade 3 (-40°C to +85°C) versions, the device will only support one programming operation on each page between erase operations. Moreover, Single Word Programming command is also not supported.

Word Programming and Write Buffer Programming, more than once within a half-page, is supported for legacy software compatibility. However, using Word Programming or Write Buffer Programming more than once within a half-page without an erase will disable the device's ECC functionality for that half-page. For applications requiring multiple programming operations within the same half-page, it is recommended to add system software Error Detection and Correction, to enhance the data integrity of half-pages.

Note that if 2-bit ECC is enabled, multiple Word Programming or Write Buffer Programming within the same page will result in a Program Error.

Future silicon process generations of HYPERFLASH[™] may no longer support multiple program operations, within the same half-page, without an erase operation on the sector containing the half-page. Planning for software migration to future generations should adopt data structures and data management methods that can support only one programming operation, per half-page, per erase.

4.10.1.4 **Incremental programming**

The same word location or half-page may be programmed more than once, by either the Word or Write Buffer Programming methods, to incrementally change 1's to 0's. However as noted in Program granularity on page 69, incremental programming affects ECC syndrome bits and causes the device to disable ECC for that half-page.

Note that if 2-bit ECC is enabled, incremental Word Programming or Write Buffer Programming within the same page will result in a Program Error.

Program register transactions 4.10.1.5

The Program Register (PRNPOR_4_0, PGVINC_4_0, PGVINS_4_0, PGVCR1_4_0, PGVCR2_4_0, PGNCR1_4_0, PGNCR2_4_0, PGOASP_2_1, PGNPWD_2_1, PGNATB_2_1, PGOENX_2_1) transactions provide a way to program any device register, Nonvolatile or Volatile. The transactions include unlock cycles followed by one word of data to write.

Program SSR transaction 4.10.1.6

The Program Secure Silicon transaction (PG_SSR_4_1) programs data in the SSR, which is in a different address space from the main array data and is OTP. The SSR is 1024 bytes, so the address bits from A31 to A10 must be zero for this transaction.

The PRGERR bit in STRV[4] may be checked to determine if any error occurred during the operation.

Set dynamic protection bits (DYB) 4.10.1.7

The Set Dynamic Protect Bits (STVDYB_2_1) transaction sets a bit in the DYB Register to protect the addressed sector from being programed or erased.

Notes

^{22.} See **Table 120** for the command sequence as required for Write Buffer Programming. 23. When the Sector Address is specified, any address in the selected sector is acceptable. However, when loading Write-Buffer address locations with data, all addresses MUST fall within the selected Line.



4.10.1.8 **Program persistent protection bits (PPB)**

The Program Persistent Protect Bits (PGNPPB_2_1) transaction programs a bit in the PPB Register to protect the addressed sector from being programed or erased.

The PRGERR bit in STRV[4] may be checked to determine if any error occurred during the operation. Program PPB bit transaction will abort when trying to program the PPB bits protected by PPBLCK (PPLV[0]) bit.

4.10.1.9 Clear ECC status register transaction

The Clear ECC Status Register (CLRECC_1_1) transaction resets bit ECSV[4] (2-bit ECC Detection), bit ECSV[3] (1-bit ECC Correction), INSV[1:0] ECC detection status bits.

4.10.1.10 Clear PPB lock bit

The Clear PPB Lock Bit (CLVPPL_2_1) transaction clears the PPB Lock Register PPLV[0] to 0. The PPBLCK bit is used to protect the PPB bits. When PPLV[0] = 0, the PPB Program/Erase transaction will be aborted.

4.10.2 Legacy (x1) SPI

In SPI, before any program transaction can be accepted by the device, a Write Enable (WRENB_0_0) transaction must be issued which sets the Write/Program Enable (WRPGEN) bit in Status Register 1 to enable program operations. When a program transaction is completed, the WRPGEN bit is reset to a '0'.

While the program transaction is in progress, the Status Register may be read to check the value of the Device Ready/Busy (RDYBSY) bit. The RDYBSY bit is a '1' during the self-timed program transaction, and is a '0' when it is completed.

The PGMERR bit may be checked to determine if any error occurred during the program transaction.

A program transaction applied to a sector that has been Write Protected through any of the protection schemes, will not be executed and will set the PGMERR status fail bit.

4.10.2.1 **Program granularity**

The HS/L-T family supports multi-pass programming (bit walking) where programming a "0" over a "1" without performing the sector erase operation. Bit-walking is allowed for the non-AEC-Q100 industrial temperature range (–40°C to +85°C) of this device. It is required to perform only one programming operation (single-pass programming) on each ECC data unit between erase operations for the higher temperature range (–40°C to +105°C) and (–40°C to +125°C) devices and all AEC-Q100 devices.

Multi-pass programming without an erase operation will disable the device's ECC functionality for that data unit. Note that if 2-bit ECC is enabled, multi-pass Programming within the same sector will result in a Program Error.

4.10.2.2 Page programming

Page Programming is done by loading a Page Buffer with data to be programmed and issuing a programming command to move data from the buffer to the memory array. This sets an upper limit on the amount of data that can be programmed with a single programming transaction. Page Programming allows up to a page size (either 256- or 512-bytes) to be programmed in one operation. The page size is determined by the Configuration Register 3 bit CFR3V[4]. The page is aligned on the page size address boundary. It is possible to program from one bit up to a page size in each Page Programming operation. It is recommended that a multiple of 16-byte length and aligned Program Blocks be written. This ensures that ECC is not disabled. For the very best Page Program throughput, programming should be done in full pages of 512 bytes aligned on 512-byte boundaries with each Page being programmed only once.

4.10.2.3 **Program page transaction**

The Program Page transaction (PRPGE_4_1) programs data into the memory array. If data more than a page size (256B or 512B) is sent to the device, then the space between the starting address and the page aligned end boundary, the data loading sequence will wrap from the last byte in the page to the zero byte location of the same page and begin overwriting any data previously loaded in the page. If less than a page of data is sent to the device, then the sent data bytes will be programmed in sequence, starting at the provided address within the page, without having any effect on the other bytes of the same page. The programming process is managed by the device internal control logic. The PRGERR bit indicates if an error has occurred in the programming transaction that prevents successful completion of programming. This includes attempted programming of a protected area (see **Transaction table on page 124**).



4.10.2.4 Program SSR transaction

The Program Secure Silicon transaction (PRSSR_4_1) programs data in the SSR, which is in a different address space from the main array data and is OTP. The SSR is 1024 bytes, so the address bits from A31 to A10 must be zero for this transaction.

The PRGERR bit in STR1V[6] may be checked to determine if any error occurred during the operation.

To program the OTP array in bit granularity, the rest of the bits within a data byte can be set to 1.

Each SSR memory space can be programmed one or more times, provided that the region is not locked. Attempting to program zeros in a region that is locked will fail with the PRGERR bit in STR1V[6] set to 1. Programming once, even in a protected area does not cause an error and does not set PRGERR bit. Subsequent programming can be performed only on the unprogrammed bits (that is, 1 data). Programming more than once within an ECC unit will disable ECC on that data unit.

4.10.2.5 **Program persistent protection bit (PPB)**

The Program Persistent Protect Bit (PRPPB_4_0) transaction programs a bit in the PPB Register to protect the sector of the provided address from being programed or erased.

The PRGERR bit in STR1V[6] may be checked to determine if any error occurred during the operation. Program PPB bit transaction will abort when trying to program the PPB bits protected by ASPPPB (ASPO[3]), ASPPRM (ASPO[0]) and PPBLCK (PPLV[0]) bit.

4.10.3 HYPERBUS[™] program related registers and transactions

Table 52 HYPERBUS[™] program related registers and transactions

Related registers (see Section 5.2 HYPERBUS™ registers on page 90)	Related HYPERBUS™ transactions (see Table 120 on page 124)
HYPERBUS™ Status Register (STR1V)	Program Word (PGWORD_4_0)
HYPERBUS™ Configuration Register 1 (CFR1N, CRF1V)	Program POR Time Register (PRNPOR_4_0) Program Volatile Interrupt Configuration Register (PGVINC_4_0) Program Volatile Interrupt Status Register (PGVINS_4_0) Program Volatile Configuration Register 1 (PGVCR1_4_0) Program Volatile Configuration Register 2 (PGVCR2_4_0) Program Nonvolatile Configuration Register 2 (PGNCR1_4_0) Program Nonvolatile Configuration Register 2 (PGNCR2_4_0) Program One-Time-Programmable Advanced Sector Protection Register (PGOASP_2_1) Program Nonvolatile Password (PGNPWD_2_1) Program Nonvolatile AutoBoot Register (RDATBN_1_0) Program One-Time-Programmable EnduraFlex Registers [4:0] (PGOENX_2_1)
HYPERBUS™ Advance Sector Protect Register (ASPO)	Program Secure Silicon Region Word (PG_SSR_4_1)
HYPERBUS™ ASP PPB Lock (PPLV)	Program Nonvolatile Persistent Protection Bits (PGNPPB_2_1) Set Volatile Dynamic Protection Bits (STVDYB_2_1)
	Clear ECC Error Status Failure Flags (CLRECC_1_1) Clear Status Register Failure Flags (CLVSTR_1_0)

4.10.4 Legacy (x1) SPI program related registers and transactions

Table 53Legacy (x1) SPI program related registers and transactions

Related registers (see Section 5.3 Legacy (x1) SPI registers on page 106)	Related SPI transactions (see Table 122 on page 137)
SPI Status Register 1 (STR1N, STR1V)	Write Enable (WRENB_0_0)
SPI Advance Sector Protect Register (ASPO)	Program Secure Silicon (PRSSR_4_1)
SPI ASP PPB Lock (PPLV)	Program Persistent Protection Bit (PRPPB_4_0)



4.11 Erase

There are erase transactions for erasing data bits to 1 (all bytes are FFh). These program transactions can use any of these two protocols:

- Legacy (x1) SPI interface with SDR Erase the Memory Array and Persistent Protection Bits.
- HYPERBUS[™] interface with DDR Erase Registers, the Memory Array and Persistent Protection Bits.
- When the device is shipped from the factory the default erase state is all bytes are FFh.

4.11.1 HYPERBUS[™]

4.11.1.1 Chip erase

The Chip Erase function erases the entire Flash Memory Array. The device does not require the system to preprogram prior to erase. The Embedded Erase Algorithm automatically programs and verifies the entire memory for an all 0 data pattern prior to electrical erase. After a successful Chip Erase, all locations within the device contain FFFFh. The system is not required to provide any controls or timings during these operations. The Chip Erase command sequence is initiated by writing two unlock cycles, followed by a set-up command. Two additional unlock write cycles are then followed by the Chip Erase command, which in turn invokes the Embedded Erase Algorithm.

When the Embedded Erase Algorithm is complete, the EAC returns to the Standby state. Note that while the Embedded Erase operation is in progress, the system cannot read valid data from the array. The system can determine the status of the erase operation by reading the Status Register. See **Error types and reporting** - **HYPERBUS™ on page 80** for information on these status bits. Once the Chip Erase operation has begun, only a Status Read, Hardware Reset, or Power cycle are valid. All other commands are ignored. However, a Hardware Reset or Power Cycle immediately terminates the erase operation and returns to Read mode after t_{RPH} time. If a chip erase operation is terminated, the Chip Erase command sequence must be reinitiated once the device has returned to the Standby state to ensure data integrity.

Sectors protected by the ASP DYB and PPB bits will not be erased. If a sector is protected during Chip Erase, Chip Erase will skip the protected sector and continue with next sector erase. The Status Register Erase Status Bit and Sector Lock Bit are not set to 1 by a failed erase on a protected sector.

Note that Chip Erase cannot be suspended.

4.11.2 Sector erase

The Sector Erase function erases one sector in the memory array. The device does not require the system to preprogram prior to erase. The Embedded Erase Algorithm automatically programs and verifies the entire sector for an all 0 data pattern prior to electrical erase. After a successful sector erase, all locations within the erased sector contain FFFFh. The system is not required to provide any controls or timings during these operations. The Sector Erase command sequence is initiated by writing two unlock cycles, followed by a set-up command. Two additional unlock write cycles are then followed by the address of the sector to be erased, and the Sector Erase command.

The system can determine the status of the erase operation by reading the Status Register.

Once the sector erase operation has begun, the Status Register Read and Erase Suspend commands are valid. All other commands are ignored by the Embedded Algorithm Controller. However, note that a Hardware Reset immediately terminates the erase operation and returns to Read mode after t_{RPH} time. If a sector erase operation is terminated, the Sector Erase command sequence must be reinitiated once the device has reset operation to ensure data integrity. See **Embedded algorithm controller (EAC) on page 16**.

Sectors protected by the ASP DYB and PPB bits will not be erased. If an erase operation is attempted to a locked sector the operation will be aborted and the failure will be indicated in the Status Register.
256Mb/512Mb/1Gb SEMPER[™] Flash HYPERBUS[™] interface, 1.8V/3.0V

Features





Figure 37 Sector erase operation

4.11.2.1 Erase register transactions

The Erase Register (ERNC12_3_0) transactions provide a way to erase any Nonvolatile Device Register. The transactions include unlock cycles.

The ERSERR bit in STRV[5] may be checked to determine if any error occurred during the operation.

4.11.2.2 Erase persistent protection bits (PPB)

The Erase Persistent Protect Bits (ERNPPB_2_1) transaction erases all PPB bits.

The ERSERR bit in STRV[5] may be checked to determine if any error occurred during the operation. Erase PPB bit transaction will abort when trying to erase the PPB bits protected by PPBLCK (PPLV[0]) bit.



4.11.3 Erase status and count

4.11.3.1 Evaluate erase status transaction

The Evaluate Erase Status (EVERST_1_0) transaction verifies that the last erase operation on the addressed sector was completed successfully. If the selected sector was successfully erased, then the erase status bit (SESTAT - STRV[0]) is set to 1. If the selected sector was not completely erased STRV[0] is 0.

The Evaluate Erase Status transaction can be used to detect when erase operations that have failed due to loss of power, reset, or failure during the erase operation. The transaction requires t_{EES} to complete and update the erase status in STRV. The RDYBSY bit (STRV[7]) can be read to determine when the Evaluate Erase Status transaction is completed. If a sector is found not erased with STRV[0] = 0, the sector must be erased again to ensure reliable storage of data in the sector.

4.11.3.2 Read sector erase count register transaction

The Read Sector Erase Count (RDSECV_1_0) transaction outputs the number of erase cycles for the addressed sector. The erase cycle count is stored in the Sector Erase Count (SECV[22:0]) Register. Load Sector Address (LDSRAD_2_1) initiates loading the Sector Erase Count Register.

The transaction requires t_{SEC} to complete and update the SECV[22:0] Register. The RDYBSY bit may be read to determine when the Sector Erase Count Transaction finished. The SECV[23] bit is used to determine if the reported sector erase count is corrupted and was reset.

4.11.3.3 Blank check transaction

The Blank Check (BLKCHK_1_0) transaction will confirm if the selected Flash Memory Array sector is fully erased. The Blank Check command does not allow for reads to the array during the Blank Check. Reads to the array while this command is executing will return unknown data.

The Blank Check command may not be written while the device is actively programming or erasing or suspended.

Use the Status Register read to confirm if the device is still busy and when complete if the sector is blank or not. Bit 7 of the Status Register will show if the device is performing a Blank Check (similar to an erase operation). Bit 5 of the Status Register will be cleared to 0 if the sector is erased and set to 1 if not erased.

As soon as any bit is found to not be erased, the device will halt the operation and report the results.

Once the Blank Check is completed, the EAC will return to the Standby state.

4.11.4 Legacy (x1) SPI

Before any erase transaction can be accepted by the device, a Write Enable (WRENB_0_0) transaction must be issued and decoded by the device. Erase transactions can only be executed by the device if the Write/Program Enable bit (WRPGEN) in the Status Register is set to '1' to enable erase operations. When an erase transaction is completed, the WRPGEN bit is reset to a '0'.

While the erase transaction is in progress, the Status Register 1 may be read to check the value of the Device Ready/Busy (RDYBSY) bit. The RDYBSY bit is a '1' during the self-timed erase transaction, and is a '0' when it is completed.

The ERSERR bit in STR1V[5] can be checked to determine if any error occurred during the erase transaction.

An erase transaction applied to a sector that has been Write Protected through the Block Protection bits or ASP, will not be executed and will set the ERSERR status fail bit.

Erase transactions will be initiated when CS# is driven into the logic High state.

4.11.5 Erase 4KB sector transaction

The Erase 4KB Sector (ER004_4_0) transaction sets all the bits of a 4KB sector to 1 (all bytes are FFh).

This transaction is ignored when the device is configured for uniform sectors only (CFR3V[3] = 1). If the Erase 4KB sector transaction is issued to a non-4KB sector address, the device will abort the operation and will not set the ERSERR status fail bit.



4.11.6 Erase 256KB sector transaction

The Erase 256KB Sector (ER256_4_0) transaction sets all bits in the addressed sector to 1 (all bytes are FFh).

A device configuration option (CFR3V[3]) determines if the Hybrid Sector Architecture is in use. When CFR3V[3] = 0, 4KB sectors overlay a portion of the highest or lowest address 128KB or 64KB of the device address space. If a sector erase command is applied to a 256KB sector that is overlaid by 4KB sectors, the overlaid 4KB sectors are not affected by the erase. Only the visible (non-overlaid) portion of the 128KB or 192KB sector is erased. When CFR3V[3] = 1, there are no 4KB sectors in the device address space and the Sector Erase command always operates on fully visible 256KB sectors.

When BLKCHK is enabled an erase transaction first evaluates the erase status of the sector. If the sector is found to erased, the erase operation is aborted. The erase operation is only executed if programmed bits are found in the sector. Disabling BLKCHK executes an erase operation unconditionally.

4.11.7 Erase chip transaction

The Erase Chip (ERCHP_0_0) transaction sets all bits to 1 (all bytes are FFh) inside the entire flash memory array.

An Erase Chip transaction can be executed only when the Block Protection (BP2, BP1, BP0) bits are set to 0's. If the BP bits are not zero, the transaction is not executed and ERSERR status fail bit is not set. The transaction will skip any sectors protected by the Advance Sector Protection DYB or PPB and the ERSERR status fail bit will not be set.

4.11.8 Erase persistent protection bit (PPB) transaction

The Erase PPB transaction sets all PPB bits to 1. This transaction will abort if PPB bits are protected by ASPPPB (ASPO[3]), ASPPRM (ASPO[0]) and PPBLCK (PPLV[0]) bit.

4.11.9 Erase status and count

4.11.9.1 Evaluate erase status transaction

The Evaluate Erase Status (EVERS_4_0) transaction verifies that the last erase operation on the addressed sector was completed successfully. If the selected sector was successfully erased, then the erase status bit (STR2V[2]) is set to 1. If the selected sector was not completely erased STR2V[2] is 0. The Write/Program Enable transaction (to set the WRPGEN bit) is not required before this transaction. However, the RDYBSY bit is set by the device itself and cleared at the end of the operation, as visible in STR1V[0] when reading status.

The Evaluate Erase Status transaction can be used to detect when erase operations that have failed due to loss of power, reset, or failure during the erase operation. The transaction requires t_{EES} to complete and update the erase status in STR2V. The RDYBSY bit (STR1V[0]) can be read to determine when the Evaluate Erase Status transaction is completed. If a sector is found not erased with STR2V[2] = 0, the sector must be erased again to ensure reliable storage of data in the sector.

4.11.9.2 Sector erase count transaction

The Sector Erase Count (SEERC_4_0) transaction outputs the number of erase cycles for the addressed sector. The erase cycle count is stored in Sector Erase Count (SECV[22:0]) Register, and can be read by using the Read Any Register transaction (RDARG_4_0). The RDYBSY bit is set by the device itself and cleared at the end of the operation, as visible in STR1V[0] when reading status.

The transaction requires t_{SEC} to complete and update the SECV[22:0] Register. The RDYBSY bit (STR1V[0]) may be read, to determine when the Sector Erase Count Transaction is finished. The SECV[23] bit is used to determine if the reported sector erase count is corrupted and was reset.



4.11.10 HYPERBUS[™] erase related registers and transaction

Table 54 HYPERBUS[™] erase related registers and transactions

Related registers (see Section 5.2 HYPERBUS™ registers on page 90)	Related HYPERBUS™ transactions (see Table 120 on page 124)
HYPERBUS™ Status Register (STRV)	Erase Sector (ERSCTR_6_0)
HYPERBUS [™] Configuration Register 1 (CFR1N, CFR1V)	Erase Chip (ERCHIP_6_0)
SPI ASP PPB Lock (PPLV) HYPERBUS™ ASP PPB Lock (PPLV)	Erase Nonvolatile Persistent Protection Bits (ERNPPB_2_1)
LIVEEDDUSTM Sector Free Count Degister (SECV)	Evaluate Erase Status (EVERST_1_0)
HYPERBUS™ Sector Erase Count Register (SECV)	Sector Erase Count (RDSECV_1_0)

4.11.11 Legacy (x1) SPI erase related registers and transaction

Table 55 Legacy (x1) SPI erase related registers and transactions

Related registers (see Section 5.3 Legacy (x1) SPI registers on page 106)	Related SPI transactions (see Table 122 on page 137)
SPI Status Register 1 (STR1N, STR1V)	Write Enable (WRENB_0_0)
SPI Status Register 2 (STR2V)	Erase 4KB Sector (ER004_4_0)
SPI ASP PPB Lock (PPLV)	Erase Chip (ERCHP_0_0)
SPI Sector Erase Count Register (SECV)	Sector Erase Count (SEERC_4_0)

4.12 Suspend and resume embedded operation

HL-T/HS-T device can interrupt and suspend the running embedded operations such as Erase, Program, or Data Integrity Check. It can also resume the suspended operation once the host finishes the intermediate operation and sends the respective resume transaction to the device.

4.12.1 Erase, program, or data integrity check suspend

The Suspend transaction allows the system to interrupt a program, erase or data integrity check operation and then read from any other non erase-suspended sector, non-program-suspended-page or the array. The Device Ready/Busy Status Flag (RDYBSY) in Status Register (SPI - STR1V[0], HYPERBUS[™] STRV[7]) must be checked to know when the program, erase or data integrity check operation has stopped.

4.12.1.1 Program suspend

- Program Suspend is valid only during a programming operation.
- The Program Operation Suspend Status flag (SPI PROGMS STR2V[0], HYPERBUS[™] PROGMS STRV[2]) can be used to determine if a programming operation has been suspended or was completed at the time RDYSY changes to 0.
- A program operation can be suspended to allow a read operation.
- Reading at any address within a program-suspended page produces undetermined data.



4.12.1.2 Erase suspend

The Erase Suspend command allows the system to interrupt a sector erase operation and then read data from, or program data to, the Flash Memory Array. This command is valid only during sector erase operation. The Erase Suspend command is ignored if written during the chip erase operation.

- Erase Suspend is valid only during a sector erase operation.
- The Erase operation Suspend status flag (SPI ERASES STR2V[1], HYPERBUS[™] ERASES STRV[6]) can be used to determine if an erase operation has been suspended or was completed at the time RDYBSY changes to 0.
- A Bulk Erase operation cannot be suspended.
- An Erase operation can be suspended to allow a program operation or a read operation. After an erase-suspended program operation is complete, the device returns to the erase-suspend mode.
- A new erase operation is not allowed with an already suspended erase, program, or data integrity check operation. An erase command is ignored in this situation.
- If a program failure occurs during erase suspend the Status Register Clear or Software Reset transactions will return the device to the erase suspended state.
- Reading at any address within an erase-suspended sector produces undetermined data.

4.12.1.3 Data integrity check suspend - Legacy SPI only

- Data Integrity Check Suspend is valid only during a Data Integrity Check Calculation operation.
- The Memory Array Data Integrity Check CRC Suspend Status Flag (SPI DICRCS STR2V[4], HYPERBUS[™] DICRCS STRV[8]) can be used to determine if a data integrity check operation has been suspended or was completed at the time RDYBSY changes to 0.
- A data integrity check operation can be suspended to allow a read operation.
- The time required for the suspend operation to complete is t_{PEDS}.

The system can determine the status of the program operation by reading the RDYBSY bit in the Status Register 1, just as in the standard program operation.

 Table 56 lists the transactions allowed during the suspend operation.

Table 56 HYPERBUS[™] transactions allowed during suspend

Transaction name	Allowed during erase suspend	Allowed during program suspend	Allowed during data integrity check suspend
Read (RDMARY_1_0) - Non Suspended Sector			
Read Status Register (RDVSTR_2_0)	Yes		Yes
Software Reset / ASO Exit (SRASOE_1_0)			
Resume Program (RSPROG_1_0)	No	Yes	No
Program Volatile Interrupt Configuration Register (PGVINC_4_0)			Yes
Read Volatile Interrupt Configuration Register (RDVINC_4_0)			
Program Volatile Interrupt Status Register (PGVINS_4_0)			
Read Volatile Interrupt Status Register (RDVINS_4_0)		No	No
Program Word (PGWORD_4_0) - Non Suspended Sector			
Program Write Buffer (LDBUFR_6_0, PGBFCM_1_0, RSTWBA_3_0)			
Read Volatile Configuration Register 1 & 2 (RDVCR1_4_0, RDVCR2_4_0)	Yes	Yes	Yes
Read Nonvolatile Configuration Register 1 & 2 (RDNCR1_4_0, RDNCR2_4_0)		No	No
Resume Erase (RSERSE_1_0)		NO	
Device ID/Unique ID/SFDP ASO (IDSFE1_3_1, IDSFE2_1_1, RDIDSF_1_1, ASOEXT_1_1)		Yes	Mar
Secure Silicon Region ASO (SSRENT_3_1, RD_SSR_1_1, PG_SSR_4_1, LDBSSR_5_1, PGCSSR_1_1, RSWSSR_3_1, ASOEXT_1_1)			Yes



Table 57 Legacy (x1) SPI transactions allowed during suspend

Transaction name	Allowed during erase suspend	Allowed during program suspend	Allowed during data integrity check suspend	
Write Disable (WRDIS_0_0)		No	No	
Read Status Register 1 (RDSR1_0_0, RDSR1_4_0)		Yes	Yes	
Write Enable (WRENB_0_0)		No	No	
Read Status Register 2 (RDSR2_0_0, RDSR2_4_0)		Yes	Yes	
Program Page (PRPGE_4_1)		No	No	
Read ECC Status (RDECC_4_0)		Yes	Yes	
Clear ECC Status Register (CLECC_0_0)		Tes	ies	
Read PPB Lock Bit (RDPLB_0_0, RDPLB_4_0)	Yes	Yes	Yes	
Resume Program / Erase / Data Integrity Check (RSEPD_0_0)	Tes		res	
Program SSR (PRSSR_4_1)		No	No	
Read SSR (RDSSR_4_0)		Yes		
Read Unique ID (RDUID_0_0, RDUID_4_0)			Yes	
Read SFDP (RSFDP_3_0, RSFDP_4_0)				
Read Interface CRC Register (RDCRC_4_0)		Yes	Yes	
Read Any Register (RDARG_4_0)				
Software Reset Enable (SRSTE_0_0)				
Clear Program and Erase Failure Flags (CLPEF_0_0)		Yes	Yes	
Software Reset (SFRST_0_0)		Tes	tes	
Read Identification Register (RDIDIN_0_0, RDIDIN_4_0) (manufacturer and device identification)	Yes	Yes	Yes	
Suspend Program / Erase / Data Integrity Check (SPEPD_0_0)		No	No	
Read DYB (RDDYB_4_0)		Yes	Yes	
Read PPB (RDPPB_4_0)		res	res	

4.12.2 Erase, program, or data integrity check resume

An Erase, Program, or Data Integrity Check Resume transaction must be written to resume a suspended operation. After program or read operations are completed during a Program, Erase or Data Integrity Check suspend, the Resume transaction is sent to resume the suspended operation.

After an Erase, Program, or Data Integrity Check Resume transaction is issued, the RDYBSY bit in Status Register will be set to a 1 and the programming operation will resume if one is suspended. If no program operation is suspended, the suspended erase operation will resume. If there is no suspended program, erase or data integrity check operation, the resume transaction is ignored.

Program, Erase, or Data Integrity Check operations may be interrupted as often as necessary. For example, a program suspend transaction could immediately follow a program resume transaction, but for a program or erase operation to progress to completion there must be some period of time between resume and the next suspend transaction greater than or equal to t_{PEDRS}.

Figure 38 shows the flow of suspend and resume operation.

256Mb/512Mb/1Gb SEMPER[™] Flash HYPERBUS[™] interface, 1.8V/3.0V



Features



Figure 38 Suspend and resume sequence

4.12.3 HYPERBUS[™] suspend and resume related registers and transactions

Table 58 HYPERBUS[™] suspend and resume related registers and transactions

Related registers (see Section 5.2 HYPERBUS™ registers on page 90)	Related HYPERBUS™ transactions (see Table 120 on page 124)
	Suspend Erase (SPERSE_1_0)
	Resume Erase (RSERSE_1_0)
HYPERBUS™ Status Register (STRV)	Suspend Program (SPPROG_1_0)
	Resume Program (RSPROG_1_0)
	Read Status Register (RDVSTR_2_0)

4.12.4 Legacy (x1) SPI suspend and resume related registers and transactions

Table 59

Legacy (x1) SPI suspend and resume related registers and transactions

Related registers (see Section 5.3 Legacy (x1) SPI registers on page 106)	Related SPI transactions (see Table 122 on page 137)
PI Status Register 1 (STR1N, STR1V)	Suspend Erase / Program / Data Integrity Check (SPEPD_0_0)
	Resume Erase / Program / Data Integrity Check (RSEPD_0_0)
	Read Any Register (RDARG_4_0)
SPI Status Register 2 (STR2V)	Read Status Register -1 (RDSR1_0_0)
	Read Status Register -2 (RDSR2_0_0)



4.13 Error types and reporting - HYPERBUS™

There are three types of errors reported by the embedded operation status methods. Depending on the error type, the status reported and procedure for clearing the error status is different.

The following is the clearing of error status:

- If an ASO was entered before the error, the device remains entered in the ASO awaiting ASO read or a command write.
- If an erase was suspended before the error, the device returns to the erase suspended state awaiting flash array read or a command write.
- Otherwise, the device will be in Standby state awaiting flash array read or a command write.

4.13.1 Protection error

If an embedded algorithm attempts to change data within a protected area (program, or erase of a protected sector or OTP area), the device (EAC) goes busy for a period of 20 to 100 µs then returns to normal operation. Protection mechanisms include, PPB and Locks. During the busy period, the Status Register shows not ready with invalid status bits (SR[7] = 0). If a programming or erase operation is attempted to a locked region, the operation will be aborted and the failure will be indicated in the Status Register.

Commands that are accepted during the protection error status busy period are:

• Status Register Read

When the busy period ends the device returns to normal operation, and the Status Register shows ready with valid status bits. The device is ready for flash array read or write of a new command.

After the protection error status busy period, the Status Register will show the following:

- SR[7] = 1; Valid status displayed
- SR[6] = X; May or may not be erase suspended after the protection error busy period
- SR[5] = 1 on erase error, else = 0
- SR[4] = 1 on program or password unlock error, else = 0
- SR[3] = X; Treat as "don't care" (masked)
- SR[2] = 0; No Program in suspension
- SR[1] = 1; Error due to attempting to change a protected location
- SR[0] = X; Treat as "don't care" (masked)

Commands that are accepted after the protection error status busy period are:

• Any command

For cases where the Program Status Bit is set a further program, operation will immediately clear SR[4]. For cases where the Erase Status Bit is set a further erase, operation will immediately clear SR[6].



4.13.2 Write buffer abort (Program abort / DICRC abort)

If an error occurs during a Write to Buffer command, the device (EAC) remains busy. The Status Register shows ready with valid status bits. The device remains busy until the error status is detected by the host system status monitoring and the error status is cleared.

During embedded algorithm error status the Status Register will show the following:

- SR[7] = 1; Valid status displayed
- SR[6] = X; May or may not be erase suspended during the WBA error status
- SR[5] = 0; Erase successful
- SR[4] = 1; Programming related error, else = 0
- SR[3] = 1; Write buffer abort
- SR[2] = 0; No Program in suspension
- SR[1] = 0; Sector not locked during operation
- SR[0] = X; Treat as "don't care" (masked)

When the WBA error status is detected, it is necessary to clear the error status in order to return to normal operation, ready for a new read or command write. The error status can be cleared by writing:

- Write Buffer Abort Reset command
 - Clears the Status Register and returns to normal operation
- Status Register Clear command

Commands that are accepted during embedded algorithm error status are:

- Status Register Read
 - Reads the Status Register and returns to WBA busy state
- Write Buffer Abort Reset command
- Status Register Clear command

During an embedded algorithm, read transactions not associated with a Status Register Read will toggle DS and return indeterminate data.

4.14 Error typer and reporting - Legacy (x1) SPI

There are two types of errors reported by the embedded operation status methods. Depending on the error type, the status reported and procedure for clearing the error status is different.

Table 60 and Table 61 provide the details for clearing the error status.

Table ou	riogram erior (riocikk) summary		
Error Flag	Symbol	Conditions	
		Bits cannot be programmed '1' to '0'	
	PRGERR	Trying to program in a protected region	
		If ASP0[2] or ASP0[1] is 0, any Nonvolatile Register write attempting to change the value of CFR1N[6:2]/CFR1V[6:2]	
Program Error		After the Password Protection Mode is selected and ASP Password Register update transaction executed	
		SafeBoot Failure	
		Configuration Failure	

Table 60 Program error (PRGERR) summary



Table 61	Erase error (ERSERR) summary		
Error Flag	Symbol	Conditions	
		Sector Device Erase - All bits cannot be erased to '1's	
Erase Error	ERSERR	Trying to erase a protected region	
Elase Ellor	EKSEKK	Register Erase - All bits cannot be erased to '1's during Erase portion of Register Write	
		SafeBoot Failure	

4.15 Reset

HL-T/HS-T devices support four types of reset mechanisms.

- Hardware Reset (Using RESET# input pin)
- Power-On Reset (POR)
- CS# Signaling Reset
- Software Reset SPI Only

Hardware reset (Using RESET# input pin) 4.15.1

The RESET# input initiates the reset operation with a transition from logic High to logic Low for > t_{RP} , and causes the device to perform the full reset process that is performed during POR. The hardware reset process requires a period of t_{RH} to complete. See **Table 129** for timing specifications.



Figure 39 Hardware reset using RESET# input (Reset pulse = t_{RP}(Min))



Figure 40

Hardware reset using RESET# input (Reset pulse > $(t_{RP} + t_{RH}))$



Figure 41 Hardware reset using RESET# input (Back to back hardware reset)



4.15.2 Power-on reset (POR)

The device executes a POR process until a time delay of t_{PU} has elapsed after the moment that V_{CC} rises above the minimum V_{CC} threshold (see **Figure 42** and **Figure 43**). The device must not be selected during power-up (t_{PU}) . Therefore, CS# must rise with V_{CC} . No commands may be sent to the device until the end of t_{PU} . See **Table 129** for timing specifications.

RESET# is ignored during POR. If RESET# is LOW during POR and remains LOW through and beyond the end of t_{PU} , CS# must remain HIGH until t_{RS} after RESET# returns HIGH.



Figure 42 Reset LOW at the end of POR



Figure 43 Reset HIGH at the end of POR

4.15.3 CS# signaling reset

The CS# Signaling Reset requires CS# and DQ0 signals. This reset method defines a signaling protocol, using existing signals, to initiate an SPI flash hardware reset, independent of the device operating mode or number of package pins.

The Signaling Protocol is shown in **Figure 44**. See **Table 129** for timing specifications. The CS# signaling reset steps are as follows:

- CS# is driven active LOW.
- CK remains stable in either HIGH or LOW state.
- CS# and DQ0 are both driven LOW.
- CS# is driven HIGH (inactive).
- Repeat the above four steps, each time alternating the state of DQ0 for a total of four times.
- Reset occurs after the fourth CS# cycle completes and it goes HIGH (inactive).

After the fourth CS# pulse, the slave triggers its internal reset, the device terminates any operation in progress, makes all outputs high impedance, and ignores all read/write transactions for the duration of t_{RESET} . Then the device will be in standby state.



This reset sequence is not intended to be used at normal power on, but to be used only when the device is not responding to the system. This reset sequence will be operational from any state that the device may be in. Hence, CS# signaling reset is useful for packages that don't support a RESET# pin to provide behavior identical to Hardware Reset.





4.15.4 Software reset - SPI only

Software controlled Reset transaction restores the device to its initial power up state, by reloading Volatile registers from nonvolatile default values except the protection registers. A reset transaction (SFRST_0_0) is executed when CS# is brought HIGH at the end of the transaction and requires tsR time to execute. See **Table 129** for timing specifications.

The Reset Enable (SRSTE_0_0) transaction is required immediately before a Reset transaction (SFRST_0_0) such that a software reset is a sequence of the two transactions. Any transaction other than SFRST_0_0 following the SRSTE_0_0 transaction will clear the reset enable condition and prevent a later SFRST_0_0 transaction from being recognized.

The Reset (SFRST_0_0) transaction immediately following a SRSTE_0_0 transaction, initiates the software reset process. During software reset, only RDSR1_4_0 and RDARG_4_0 of Status Register 1 are supported operations as long as the volatile and nonvolatile configuration states of the device are the same. if the configuration state is changing during software reset, reading Status Register 1 should only be done after the software reset time has elapsed.

The software reset is independent of the state of RESET#. If RESET# is HIGH or Unconnected, and the software reset transactions are issued, the device will perform software reset.

4.15.4.1 Software reset related registers and transactions

Table 62Software reset related registers and transactions

	Related registers (see Section 5.3 Legacy (x1) SPI registers on page 106)	Related SPI transactions (see Table 122 on page 137)
N/A		Software Reset Enable (SRSTE_0_0)
IN/A		Software Reset (SFRST_0_0)



4.15.5 Reset behavior

Table 63Reset behavior

Transaction / register name	POR	Hardware reset and CS# signaling reset	Software reset (x1 mode only)
	Device Reset	Device Reset	Device Reset
	Status Bits Reset	Status Bits Reset	Status Bits Reset
	All Volatile Registers Reset	All Volatile Registers Reset	
Summary	Configuration Reload to Default	Configuration Reload to Default	Configuration Reload to DefaultVolatile Protection Reset to Default
	• Volatile Protection Reset to Default	• Volatile Protection Reset to Default	
	Nonvolatile Protection unchanged	Nonvolatile Protection unchanged	Nonvolatile Protection unchanged
	Reset all Embedded operations	Reset all Embedded operations	Reset all Embedded operations
	All Inputs - Ignored	All Inputs - Ignored	Transactions
Interface Requirements	• All Outputs - Tristated	All Outputs - Tristated	(SRSTE_0_0, SFRST_0_0)
Status Registers	Load from Nonvolatile Registers	Load from Nonvolatile Registers	Load from Nonvolatile Registers
Configuration Registers	Load from Nonvolatile Registers	Load from Nonvolatile Registers	Load from Nonvolatile Registers
Protection Registers	PPB Lock Register - Load based on ASPO[2:1]	PPB Lock Register - Load based on ASPO[2:1]	PPB Lock Register - No Change
	DYB Access Register - Load based on ASPO[4]	DYB Access Register - Load based on ASPO[4]	DYB Access Register - No Change
	Password Register - Load based on ASPO[2] and ASPO[0]	Password Register - Load based on ASPO[2] and ASPO[0]	Password Register - No Change
ECC Status Register	Load 0x00	Load 0x00	Load 0x00
AutoBoot Register	Load from Nonvolatile registers	Load from Nonvolatile registers	No Change
Data Integrity Check Register			
Interface CRC Register	Load 0x00	Load 0x00	Load 0x00
ECC Error Count Register			
Address Trap Register			
EnduraFlex Register		Load from Nonvolatile Registers	No Change
I/O Mode	Load from Nonvolatile Registers		
Memory/Register Erase in Progress		Abort Erase	Abort Erase
Memory/Register Program in Progress	Not Applicable	Abort Program	Abort Program
Memory/Register Read in Progress		Abort Read	Not Applicable



4.16 Power modes

4.16.1 Active power and standby power modes

The device is enabled and in the Active Power mode when Chip Select (CS#) is LOW. When CS# is HIGH, the device is disabled, but may still be in an Active Power mode until all program, erase, and write operations have completed. The device then goes into the Standby Power mode, and power consumption drops to I_{SB}. See **Table 127** for parameter specifications.

4.16.2 Deep power down (DPD) mode

Although the standby current during normal operation is relatively low, standby current can be further reduced with the DPD mode. The lower power consumption makes the DPD mode especially useful for battery powered applications.

4.16.2.1 Enter DPD

The device can enter DPD mode in two ways:

- 1. Enter DPD Mode using Transaction
- 2. Enter DPD Mode upon Power-up or Reset

Enter DPD Mode using the Enter Deep Power Down Mode Transaction

The DPD mode is enabled by sending the Enter Deep Power Down Mode Transaction (ENDPD_0_0, ENTDPD_3_0) After CS# is driven High, the power-down state will be entered within the time duration of t_{ENTDPD} (see **Table 129** for timing specifications) and power consumption drops to I_{DPD}.

DPD can only be entered from an idle state. The DPD transaction is accepted only while the device is not performing an embedded algorithm as indicated by the Ready/Busy Status Flag (RDYBSY). It is not allowed to send any transaction to device during t_{ENTDPD} time.

Enter DPD Mode upon Power-up or Reset

If the DPDPOR configuration bit is enabled, the device will be in DPD mode after the completion of Power-up, Hardware Reset or CS# Signaling Reset. During POR or Reset the CS# should follow the voltage applied on VCC to enter DPD mode as shown in **Figure 45**. It is not allowed to send any transaction to device during t_{ENTDPD} time.



Figure 45 Enter DPD mode upon power-up or reset

4.16.2.2 Exit DPD

Device leaves DPD mode in one of the following ways:

Exit DPD Mode upon Hardware Reset

When the device is in DPD and DPDPOR = 0, a Hardware reset will return the device to Standby mode.

Exit DPD Mode upon CS# Pulse

When the device is in DPD or DPDPOR = 1, a CS# pulse of width t_{CSDPD} will bring the device out of DPD mode. The CS# should be driven HIGH after the pulse. HIGH to LOW transition on CS# is required to start a transaction cycle after the DPD exit. It takes t_{EXTDPD} to come out of DPD mode. The device will not respond until after t_{EXTDPD} .







The device maintains its configuration during DPD, meaning the device exits DPD in the same state as it entered. Registers such as the ECC Status, ECC Error Detection Counter, Address Trap, and Interrupt Status Registers will be cleared.

4.16.2.3 HYPERBUS[™] DPD related registers and transactions

Table 64HYPERBUS™ DPD related registers and transactions

Related registers	Related HYPERBUS™ transactions
(see Section 5 Registers on page 89)	(see Table 120 on page 124)
Configuration Register 1(CFR1N, CFR1V)	Enter Deep Power Down Mode (ENTDPD_3_0)

4.16.2.4 Legacy (x1) SPI DPD related registers and transactions

Table 65 Legacy (x1) SPI DPD related registers and transactions

Related registers	Related SPI transactions
(see Section 5 Registers on page 89)	(see Table 122 on page 137)
Configuration Register 4 (CFR4N, CFR4V)	Enter Deep Power Down Mode (ENDPD_0_0)

4.17 Power up and power down

The device must not be selected at power up or power down until V_{CC} reaches the correct value as follows:

+ V_{CC} (min) at power up, and then for a further delay of t_{PU}

V_{SS} at power down

4.17.1 Power up

The device ignores all transactions until a time delay of t_{PU} has elapsed after the moment that V_{CC} rises above the minimum V_{CC} threshold (see **Figure 47**). However, correct operation of the device is not guaranteed if V_{CC} returns below V_{CC} (min) during t_{PU} . No command should be sent to the device until the end of t_{PU} .

The device draws I_{POR} current during t_{PU} . After power up (t_{PU}) , there is the option to be in the DPD mode or Standby mode. The DPDPOR bit in Configuration Register controls if the device will be in DPD or Standby mode after the completion of POR. If the DPDPOR bit is enabled, the device is in DPD mode after power up. A Hardware reset (RESET#) is required to return the device to Standby mode after POR.



Figure 47 Power up



4.17.2 Power down

During power down or voltage drops below V_{CC} (cut-off), the voltage must drop below V_{CC} (Low) for a period of t_{PD} for the part to initialize correctly on power up (see **Figure 48**). If during a voltage drop the V_{CC} stays above V_{CC} (cut-off) the part will stay initialized and will work correctly when V_{CC} is again above V_{CC} (min). In the event POR did not complete correctly after power up, the assertion of the RESET# signal will restart the POR process.



Figure 48 Power down and voltage drop

4.17.3 Power up and power down sequence

The following power sequence needs to be followed for the guaranteed reliable operation of HL-T/HS-T devices.

- Apply V_{CC} before V_{CCQ} during power up sequence. V_{CC} and V_{CCQ} can be applied simultaneously during power up, as long as V_{CCQ} does not exceed V_{CC}.
- During the power down mode, reduce the V_{CCQ} before V_{CC}. V_{CC} and V_{CCQ} can be reduced simultaneously during
 power down, as long as V_{CCQ} does not exceed V_{CC}.
- It is recommended to keep $V_{CCQ} \leq V_{CC}.$



Figure 49 Power up and power down sequence



5 Registers

Registers are small groups of storage cells used to configure as well as report the status of the device operations. HL-T/HS-T family of devices use separate nonvolatile and volatile storage groups to implement the different register bit types for legacy compatibility as well as new functionality. Each register is organized as a group of volatile bits with associated nonvolatile bits (if permanence is required). During power-up, hardware reset or software reset, the data in the nonvolatile bits of the register is transferred to the volatile bits to provide the default state of the volatile bits. When writing new data to nonvolatile bits of the register, the volatile bits are also updated with the new data. However, when writing new data to the Volatile Register bits the nonvolatile bits retain the old data. The register structure is shown in **Figure 50**.



Figure 50 Register structure



Figure 51 Data movement within register components

Note that SEMPER[™] Flash with HYPERBUS[™] interface uses a separate register set for each interface type: HYPERBUS[™] and Legacy (x1) SPI. Both register sets must be configured for their respective interface operation.



5.1 Register naming convention

Table 66 Register bit description convention

Bit number	Name	Function	Read/write	Factory default (binary)	Description
REGNAME#T[x] T = N, V, O Descending Order	_	_	Possible Options: N/A - Not Applicable R - Readable Only R/W - Readable and Writable R/1 - Readable and One Time Program- mable	Possible Options: 0 1	Format: Description of the Configuration bit 0 = Option '0' selection of the Bit 1 = Option '1' selection of the Bit Dependency: Is this Bit part of a function which requires multiple bits for implementation?

5.2 HYPERBUS[™] registers

5.2.1 Configuration register 1 (CFR1x) (x8)

Configuration Register 1 controls device functionality.

Table 67Configuration register 1 (x8)

Bit number	Name	Function	Read/write N = Nonvolatile V = Volatile	Factory default (binary)	Description
CFR1N[15] CFR1V[15]	DPDPOR	Deep Power Down power saving mode entry selection upon Power-On-Reset	N => R/W V => R/W	1	Description: The DPDPOR bit selects if the device will be in either the Deep Power Down (DPD) mode or the Standby mode after the completion of Power-On-Reset (POR). If enabled, DPDPOR configures the device to start in DPD mode to reduce current consumption until the device is needed. If the device is in DPD, a pulse on CS# or a Hardware reset will return the device to Standby mode. Selection Options: 0 = Power Down Power mode is entered upon the completion of Power-On-Reset 1 = Standby mode is entered upon the completion of Power-On-Reset Deep Dependency: N/A
CFR1N[14:12] CFR1V[14:12]	IOIMPD[2:0]	I/O Driver Output Impedance Selection	N => R/W V => R/W	101	Description: The IOIMPD[2:0] bits select the IO driver output impedance (drive strength). The output impedance configuration bits adjust the drive strength during normal device operation to meet system signal integrity requirements. Selection Options: $000 = 45\Omega$ $001 = 120\Omega$ $010 = 90\Omega$ $011 = 60\Omega$ $100 = 45\Omega$ $101 = 30\Omega$ (Factory Default) $110 = 20\Omega$ $111 = 15\Omega$ Dependency: N/A
CFR1N[11] CFR1V[11]	TLCFRP	Temporary Locking selection of Configu- ration Registers	N => R/W V => R/W	1	Description: The TLCFRP bit temporarily protects the Configuration Registers. Upon power-up or a hardware reset, TLCFRP is set to its default state. When selected, it protects the Configu- ration registers from programming. Note It is recommended to program and verify other Config- uration Register bits before setting up TLCFRP = 0. Selection Options: 0 = Configuration Registers are protected 1 = Configuration Registers are not protected Dependency: N/A



Table 67	Configuration register 1 (x8) (Continued)
----------	---

Bit number	Name	Function	Read/write N = Nonvolatile V = Volatile	Factory default (binary)	Description
CFR1N[10] CFR1V[10]	TLSSRP	Temporary Locking selection of Secure Silicon Region	N => R/W V => R/W	1	Description: The TLSSRP bit temporarily protects the SSR. Upon power-up or a hardware reset, TLSSRP is set to its default state. When selected, it protects the SSR from programming. Selection Options: 0 = Secure Silicon Region is protected 1 = Secure Silicon Region is not protected
CFR1N[9:8] CFR1V[9:8]	TB4KBS[1:0]	Top or Bottom Address Range Selection for 4KB Sector Block	N => R/W V => R/W	10	Dependency: N/A Description: The TB4KBS bits define the logical address location of the 4KB sector block. The 4KB sector block replaces the fitting portion of the highest or lowest address sector. Selection Options: 00 = 4KB Sector Block and Read Password Sector is mapped into the bottom of the memory address space 01 = 4KB Sector Block and Read Password Sector is mapped into the top of the memory address space 10 = Uniform Sector architecture and Read Password Sector is mapped into the bottom of the memory address space 11 = Uniform Sector architecture and Read Password Sector is mapped into the top of the memory address space Dependency: N/A
CFR1N[7:4] CFR1V[7:4]	MEMLAT[3:0]	Memory Array Read Latency selection - Dummy cycles required for initial data access	N => R/W V => R/W	1011	Description: The MEMLAT[3:0] bits control the read latency (dummy cycles) delay in all variable latency memory array and Nonvol- atile Register read transactions. MEMLAT selection allows the user to adjust the read latency during normal operation based on different operating frequencies. The device will support 20 cycles read latency upon erasing the configuration register - 1. Selection Options: 0000 = 5 Latency Cycles Selection based on transaction opcodes 1100 = 20 Latency Cycles Selection based on transaction opcodes Dependency: N/A
CFR5V[3]	RESVRD	Reserved for Future Use	N => R/W V => R/W	1	These bits are Reserved for future use. This bit must always be written/loaded to its default state.
CFR1N[2] CFR1V[2]	DTSTSL	Data Strobe Stall during Device Error Selection (DS)	N => R/W V => R/W	1	Description: The DTSTSL bit selects whether Data Strobe (DS) stalls on device errors such as 2-bit ECC detection. Selection Options: 0 = DS stalls on device errors 1 = DS does not stall on device errors Dependency: N/A
CFR1N[1:0] CFR1V[1:0]	RBSTWL[1:0]	Read Burst Wrap Length selection	N => R/W V => R/W	11	Description: The RBSTWL[1:0] bits select the read burst wrap length and alignment during normal operation. It selects the fixed length/aligned group of 16, 32, or 64 bytes. Selection Options: 00 = Reserved 01 = 64 Bytes Wrap length 10 = 16 Bytes Wrap length 11 = 32 Bytes Wrap length Dependency: N/A



Table 68 HYPERBUS[™] maximum operating frequency for MEMLAT[3:0] latency code options

Latency code	Latency clocks initial latency single/double	Single initial latency maximum frequency (MHz)	Double initial latency maximum frequency (MHz)
0000	5/10	57	107
0001	6/12	71	121
0010	7/14	85	135
0011	8/16	100	150
0100	9/18	107	164
0101	10/20	114	178
0110	11/22	128	192
0111	12/24	142	200
1000	13/26	157	200
1001	14/28	171	200
1010	15/30	185	200
1011	16/32	200	200
1100	20/40	200	200
1101	Reserved	-	-
1110	Reserved	-	-
1111	Reserved	_	-

5.2.2 Configuration register 2 (CFR2x) (x8)

Configuration Register 2 controls device functionality.

Table 69Configuration register 2 (x8)

Bit number	Name	Function	Read/write N = Nonvolatile V = Volatile	Factory default (binary)	Description
CFR2V[15:8]	RESVRD	Reserved for Future Use	N => R/W V => R/W	11111111	These bits are Reserved for future use. This bit must always be written/loaded to its default state.
CFR2N[7] PGLTNS	PGLTNS	Memory Read Page Boundary Latency	N => R/W V => R/W	1	Description: The PGLTNS bit selects whether single or double initial latency is encountered during read instructions. Double initial latency ensures there is no inter-page boundary latency.
CFR2V[7]		selection	V 17/VV		Selection Options: 0 = Double initial latency - zero latency at page boundaries 1 = Single initial latency - latency at page boundaries
CFR2N[6] CFR2V[6]	ATP12S	Address Trap Register 1-bit or 1-bit/2-bit ECC Error selection	N => R/W V => R/W	1	Dependency: N/A Description: The ATP12S bit selects between 1-bit ECC error detection/correction or both 1-bit ECC error detection/correction and 2-bit ECC error detection for Address Trap Register. Selection Options: 1 = Address Trap Register traps address of 2-bit ECC errors 0 = Address Trap Register traps address of both 1-bit and 2-bit ECC errors Dependency: N/A
CFR2N[5] CFR2V[5]	ECC12S	Error Correction Code (ECC) 1-bit or 1-bit/2-bit error correction selection	N => R/W V => R/W	0	Description: The ECC12S bit selects between 1-bit ECC error detection/correction or both 1-bit ECC error detection and correction and 2-bit ECC error detection. Selection Options: 0 = 1-bit ECC Error Detection/Correction and 2-bit ECC error detection 1 = 1-bit ECC Error Detection/Correction Dependency: N/A



Table 69Configuration register 2 (x8) (Continued)

Bit number	Name	Function	Read/write N = Nonvolatile V = Volatile	Factory default (binary)	Description
CFR2N[4] CFR2V[4]	HYBSEL	Hybrid Burst Selection - CA[45] must select Wrapped Burst type for this option	N => R/W V => R/W	1	Description: The HYBSEL bit selects hybrid burst which provides one initial wrapped burst followed by a linear burst. Selection Options: 0 = Hybrid burst is enabled (Wrapped burst followed by linear burst) 1 = Hybrid burst is disabled Dependency: N/A
CFR2N[3] CFR2V[3]	RESVRD	Reserved for Future Use	N => R/W V => R/W	1	These bits are Reserved for future use. This bit must always be written/loaded to its default state.
CFR2N[2] CFR2V[2]	SP4KBS	Split 4KB Sectors selection between top and bottom address space	N => R/W V => R/W	1	Description: The SP4KBS bit selects whether the 4KB sectors are grouped together or evenly split between high and low address ranges. Selection Options: 0 = 4KB Sectors are grouped together 1 = 4KB Sectors are split between High and Low Addresses Dependency: TB4KBS[1:0] (CFR1x[9:8])
CFR2V[1]	RESVRD	Reserved for Future Use	N => R/W V => R/W	1	These bits are Reserved for future use. This bit must always be written/loaded to its default state.
CFR2N[0] CFR2V[0]	CK#SEL	Master Clock Selection - Single Ended or Differ- ential	N => R/W V => R/W	1	Description: The CK#SEL bit selects whether master clock is single ended (CK) or differential (CK, CK#) Selection Options: 1 = Master Clock is single ended (CK) 0 = Master Clock is differential (CK, CK#) Dependency: N/A



5.2.3 Status registers (x8)

Status Register provides device status on operation.

Status register (x8)^[24] Table 70

Bit number	Name	Function	Read/write N = Nonvolatile V = Volatile	Factory default (binary)	Description
STRV[15:9]	RESVRD	Reserved for Future Use	V => R	1111111	This bit is Reserved for future use. This bit must always be written/loaded to its default state.
					Description: The DICRCS bit is used to determine when the device is in Memory Array Data Integrity Check CRC suspend mode.
STRV[8]	DICRCS	Memory Array Data Integrity Check CRC Suspend Status Flag	V => R	0	Selection Options: 0 = Memory Array Data Integrity Check CRC is not in suspend mode 1 = Memory Array Data Integrity Check CRC is in suspend mode
					Dependency: N/A
					Description: The RDVBSY bit indicates whether the device is performing an embedded operation or is in standby mode ready to receive new operation transactions. Note If PRGERR or ERSERR is set, the RDYBSY bit will set to a '1'.
STRV[7]	RDYBSY	Device Ready/Busy Status Flag	V => R	1	Selection Options: 0 = Device is busy and unable to receive new operation trans- actions 1 = Device is in standby mode ready to receive new operation transactions (Host needs to check PRGERR and ERSERR before providing a new transaction)
					Dependency: N/A
					Description: The ERASES bit is used to indicate if the Erase operation is suspended.
STRV[6]	ERASES	Erase operation Suspend Status Flag	V => R	0	Selection Options: 0 = Erase operation is not in suspend mode 1 = Erase operation is in suspend mode
					Dependency: N/A
STRV[5]	ERSERR	Erasing Error Status Flag	V => R	0	Description: The ERSERR bit indicates erase operation success or failure. When the ERSERR bit is set to a '1', it indicates that there was an error in the last erasing operation. ERSERR bit is also set when a erase operation is attempted within a protected memory sector. When ERSERR is set, it can only be cleared with the Clear Status Register (CLSR) transaction or a hardware/software reset. Note The device will only go to standby mode once the ERSERR flag is cleared.
					Selection Options: 0 = Last erase operation was successful 1 = Last erase operation was unsuccessful
					Dependency: N/A
STRV[4]	PRGERR	Programming Error Status Flag	V => R	0	Description: The PRGERR bit indicates program operation success or failure. When the PRGERR bit is set to a '1', it indicates that there was an error in the last programming operation. PRGERR bit is also set when a program operation is attempted within a protected memory region. When PRGERR is set, it can only be cleared with the Clear Status Register (CLSR) transaction or a hardware/software reset. Note The device will only go to standby mode once the PRGERR flag is cleared.
					Selection Options: 0 = Last programming operation was successful 1 = Last programming operation was unsuccessful
					Dependency: N/A

Note 24. STRV value during POR, Hardware Reset, DPD Exit, and CS# Signaling Reset is not valid.



Status register (x8)^[24] (Continued) Table 70

Bit number	Name	Function	Read/write N = Nonvolatile V = Volatile	Factory default (binary)	Description
STRV[3]	WRBFAB	Write Buffer Abort Status Flag	V => R	0	Description: The WRBFAB bit indicates a programming abort condition. When any condition causes an abort of write buffer instruction, the abort will happen immediately after the offending condition, and will indicate a Program Fail in the Status Register (PRGERR = 1) along with a Write Buffer Abort (WRBFAB = 1). The next successful program operation will clear the failure status or a Clear Status Register may be issued to clear the PSB status bit. The WRBFAB also indicates that the memory array CRC calcu- lation operation was aborted. The Ending Address (EA) should be at least one address higher than the Starting Address (SA). If EA < SA + 1 the Checkvalue Calculation will abort and the device will return to the Ready state. WRBFAB will be set (1) to indicate the aborted condition. If EA < SA + 1 the CRCR will hold indeterminate data. Selection Options: 0 = Program did not abort during write to buffer instruction or CRC end address load instruction did not abort 1 = Program aborted during write to buffer instruction or CRC end address load instruction aborted Descendence NVA
STRV[2]	PROGMS	Program operation Suspend Status Flag	V => R	0	Dependency: N/A Description: The PROGMS bit is used to indicate if the Program operation is suspended. Selection Options: 0 = Program operation is not in suspend mode 1 = Program operation is in suspend mode Dependency: N/A
STRV[1]	SPROTE	Sector Protection (Lock) Error Flag	V => R	0	Description: The SPROTE bit indicates that a program or erase operation failed because the target region (memory array, registers or SSR) was protected (locked). SPROTE reflects the status of the most recent program or erase operation. Selection Options: 0 = Operation did not generate a Protection error 1 = Operation generated a Protection error Dependency: N/A
STRV[0]	SESTAT	Sector Erase Success/Failure Status Flag	V => R	0	Description: The SESTAT bit indicates whether the erase operation on the sector completed successfully. Evaluate Erase Status trans- action (EVERS_4_0) must be executed prior to reading SESTAT bit which specifies the sector address. Selection Options: 0 = Addressed sector was not erased successfully 1 = Addressed sector was erased successfully Dependency: N/A

Note 24. STRV value during POR, Hardware Reset, DPD Exit, and CS# Signaling Reset is not valid.



5.2.4 ECC status register (ECSV) (x8)

The ECC Status (ECSV) contains the ECC status of any error correction action performed on the unit data.

Table / I	ECC status register (X8)		egister (xo)			
Bit number	Name	Function	Read/write N = Nonvolatile V = Volatile	Factory default (binary)	Description	
ECSV[15:4]	RESRVD	Reserved for Future Use	V => R	000000000000	This bit is Reserved for future use. This bit must always be written/loaded to its default state.	
ECSV[3]	ECC2BT	ECC Error 2-bit Error Detection Flag	V => R	0	Description: The ECC2BT bit indicates that a 2-bit ECC Error was detected in the data unit (16 bytes). Selection Options: 0 = No 2-Bit ECC Error was detected in the data unit (16 bytes) 1 = 2-bit ECC Error was detected in the data unit (16 bytes) Dependency: N/A	
ECSV[2]	RESVRD	Reserved for Future Use	V => R	0	This bit is Reserved for future use. This bit must always be written/loaded to its default state.	
ECSV[1]	ECC1BT	ECC Error 1-bit Error Detection and Correction Flag	V => R	0	Description: The ECC1BT bit indicates that a 1-bit ECC Error was detected and corrected in the data unit (16 bytes). Selection Options: 0 = No 1-Bit ECC Error was detected in the data unit (16 bytes) 1 = 1-bit ECC Error was detected in the data unit (16 bytes) Dependency: N/A	
ECSV[0]	ECCDBL	ECC Disable Flag	V => R	0	Description: The ECCDBL bit indicates whether the ECC is enabled or disabled in the addressed data unit (16 bytes). Selection Options: 0 = ECC is enabled in the addressed data unit (16 bytes) 1 = ECC is disabled in the addressed data unit (16 bytes) Dependency: N/A	

Table 71ECC status register (x8)

5.2.5 ECC address trap register (EATV) (x8)

The ECC Address Trap Register (EATV) stores the address of the ECC unit data where either a 1-Bit/2-Bit error or only a 1-Bit error occurred during a read operation. It stores the ECC unit address of the first ECC error.

Table 72ECC address trap register (x8)

Bit number	Name	Function	Read/write N = Nonvolatile V = Volatile	Factory default (binary)	Description
EATV[31:0]	ECCATP[31:0]	ECC 1-bit and 2-bit Error Address Trap Register	V => R	0x0000000	Description: The Address Trap Register (ECCATP[31:0]) stores the ECC unit data address where a 1-Bit/2-Bit error occurred during a read operation. ECCATP[31:0] stores the ECC unit address of the first ECC error captured during a memory read operation since the last Clear ECC Status Register transaction (CLECC). Note ECCATP[31:0] is only updated during Read Instruction. Note Mask non-valid upper ECCATP address bits from ECC unit address. Note Clear ECC Status Register transaction (CLECC), POR or Hardware/Software reset clears the EATV[31:0] to 0x0000000. Selection Options: ECC Error Data Unit Address Dependency: N/A+F6:F20



5.2.6 ECC error detection count register (ECTV) (x8)

The ECC Error Detection Count Register (ECTV) stores the number of either 1-Bit/2-Bit or only 1-Bit ECC errors have occurred during read operations since the last POR or hardware/software reset.

Table 73ECC count register (x8)

Bit number	Name	Function	Read/write N = Nonvolatile V = Volatile	Factory default (hex)	Description
ECTV[15:0]	ECCCNT[15:0]	ECC 1-bit and 2-bit Error Count Register	V => R	0x0000	Description: The ECCCNT[15:0] stores the number of 1-bit/2-bit ECC errors occurred during read operations since the last POR or hardware/software reset. Note ECCCNT[15:0] is only updated during Read Instruction. Note Only one ECC error is counted for each data unit. If multiple read transactions access the same unit data containing an ECC error, the ECCCNT[15:0] will increment each time the unit data is read. Note Once the count reaches 0xFFFF, the ECCCNT[15:0] will stop incrementing Note POR or Hardware/Software reset clears the ECCNT[15:0] to 0x0000. Selection Options: ECC Error Count Dependency: N/A

5.2.7 ASP password register (PWDO) (x8)

The ASP Password Register (PWDO) is used to permanently define a password.

Table 74Password register (x8)

Bit number	Name	Function	Read/write N = Nonvolatile V = Volatile	Factory default (hex)	Description
PWDO[63:0]	PASWRD[63:0]	Password Register	N => R/1	0xFFFFFFFF FFFFFFF	Description: The PASWRD[63:0] permanently stores a password used in password protected modes of operation. When the Password Protection mode is enabled, this register will output all 1s data upon read password request. Selection Options: Password Dependency: N/A



5.2.8 Advanced sector protection register (ASPO) (x8)

The ASP Register (ASPO) configures the behavior of Advanced Sector Protection scheme.

Table 75Advanced sector protection register (x8)

Bit number	Name	Function	Read/write N = Nonvolatile V = Volatile	Factory default (binary)	Description
ASPO[15:6]	RESVRD	Reserved for Future Use	N => R/1	1111111111	This bit is Reserved for future use. This bit must always be written/loaded to its default state.
ASPO[5]	ASPRDP	Read Password Based Protection Selection	N => R/1	1	Description: The ASPRDP bit selects the Read Password Mode Protection mode. Read Password Protection mode works in conjunction with Password Protection mode to protect all sectors from Read/Erase/Program. Based on TB4KBS[1:0] configuration bit (CFR1x[9:8]), either the top or bottom sector is available for reading. Selection Options: 0 = Read Password Protection Mode is enabled 1 = Read Password Protection Mode is disabled Dependency: TB4KBS[1:0] (CFR1x[9:8])
ASPO[4]	RESVRD	Reserved for Future Use	N => R/1	1	This bit is Reserved for future use. This bit must always be written/loaded to its default state.
ASPO[3]	RESVRD	Reserved for Future Use	N => R/1	1	This bit is Reserved for future use. This bit must always be written/loaded to its default state.
ASPO[2]	ASPPWD	Password Based Protection Selection	N => R/1	1	Description: The ASPPWD bit selects the Password Protection Mode. Password Protection mode protects all PPB bits, all registers and all memory from erase/program till the correct password is entered. The ASPPWD can also be used in combination with the ASPRDP to protect all registers and all memory from erase/program and to protect sectors from being read as well till the correct password is provided – except for top or bottom sector which is available for reading based on TB4KBS[1:0] configuration bit (CFR1x[9:8]). Note When ASPPWD is selected, ASPO[15:0] and PWDO[63:0] are protected against write operations Selection Options: 0 = Password Protection Mode is enabled 1 = Password Protection Mode is disabled Dependency: ASPPER (ASPO[1])
ASPO[1]	ASPPER	Persistent Protection Selection (Register Protection Selection)	N => R/1	1	Description: The ASPPER bit selects the Persistent Protection Mode. The Persistent Protection mode (ASPPER) protects the ASPO[15:0] Register from erase or program. Selection Options: 0 = Persistent Protection Mode is enabled 1 = Persistent Protection Mode is disabled Dependency: ASPPWD (ASPO[2])
ASPO[0]	RESVRD	Reserved for Future Use	N => R/1	1	This bit is Reserved for future use. This bit must always be written/loaded to its default state.



5.2.9 ASP PPB lock register (PPLV) (x8)

The PPBLCK bit in the ASP PPB Lock Register (PPLV) is used to protect the PPB bits.

Table 76ASP PPB lock register (x8)

Bit number	Name	Function	Read/write N = Nonvolatile V = Volatile	Factory default (binary)	Description
PPLV[15:1]	RESVRD	Reserved for Future Use	V => R	1111111111 1111	This bit is Reserved for future use. This bit must always be written/loaded to its default state.
PPLV[0]	PPBLCK	PPB Temporary Protection Selection	V => R	1	Description: The PPBLCK bit is used to temporarily protect all the PPB bits. Selection Options: 0 = PPB bits are protected against erase or program till the next POR or hardware reset 1 = PPB Bits can be erased or programmed Dependency: N/A

5.2.10 ASP PPB access register (PPAV) (x8)

The ASP PPB Access Register (PPAV) is used to provide the state of each sector's PPB protection bit.

Table 77ASP PPB access register (x8)

Bit number	Name	Function	Read/write N = Nonvolatile V = Volatile	Factory default (binary)	Description
PPAV[15:0]	PPBACS[15:0]	Sector Based PPB Protection Status	N => R/W	1111111111 111111	Description: The PPBACS[7:0] bits are used to provide the state of the individual sector's PPB bit. Selection Options: FFFF = PPB for the sector addressed by the Read PPB trans- action is 1, not protecting that sector from program or erase operations 0000 = PPB for the sector addressed by the Read PPB trans- action is 0, protecting that sector from program or erase operations Dependency: N/A

5.2.11 ASP dynamic block access register (DYAV) (x8)

The ASP DYB Access Register (DYAV) is used to provide the state of each sector's DYB protection bit.

Table 78ASP DYB access register (x8)

Bit number	Name	Function	Read/write N = Nonvolatile V = Volatile	Factory default (binary)	Description
DYAV[15:0]	DYBACS[15:0]	Sector Based DYB Protection Status	V => R/W	1111111111 111111	Description: The DYBACS[7:0] bits are used to provide the state of the individual sector's DYB bit. Selection Options: FFFF = DYB for the sector addressed by the Read DYB trans- action is 1, not protecting that sector from program or erase operations 0000 = DYB for the sector addressed by the Read DYB trans- action is 0, protecting that sector from program or erase operations Dependency: N/A



5.2.12 AutoBoot register (ATBN) (x8)

The AutoBoot Register (ATBN) provides a means to automatically read boot code as part of the power-on reset, or hardware reset process.

Table 79	AutoBoot register (x8)
----------	------------------------

Bit number	Name	Function	Read/write N = Nonvolatile V = Volatile	Factory default (binary)	Description
ATBN[31:9]	STADR[22:0]	Starting Address Selection where AutoBoot will start reading data from	N => R/W	0000000000 0000000000 000	Description: The STADR[22:0] bits set the starting address from which the device will output the read data. Selection Options: Address Bits Dependency: N/A
ATBN[8:1]	STDLY[7:0]	AutoBoot Read Starting Delay Selection	N => R/W	0000000	The STDLY[7:0] bits specify the initial delay (clock cycles) needed by the host before it can accept data. Note STDLY[7:0]=0x00 is valid for SPI up to 50MHz. STDLY[8:1]=0x01 or higher is valid for SPI/DPI/QPI up to 166MHz. STDLY[7:0] = 0x05 or higher is valid for OPI/HYPERFLASH™ up to 200MHz. Selection Options: Address Bits Dependency: N/A
ATBN[0]	ATBTEN	AutoBoot Feature Selection	N => R/W	0	Description: The ATBTEN bit enables or disables the AutoBoot feature. Selection Options: 0 = AutoBoot feature disabled 1 = AutoBoot feature enabled Dependency: N/A

5.2.13 POR time register (PORT) (x8)

The POR Time register contain the count by which the RSTO# period is extended beyond POR period.

Table 80POR time register (x8)

	N	on-Volatile-Memory Core			
Bits	Name	Function	Read/write	Default state	Description
15:0	PORT_NV	Power-On-Reset Time	R/W	FFFFh	To extend the RSTO# period beyond the POR period, the non-volatile POR Time Register must be programmed. 0000000000000000b

5.2.14 Sector erase count register (SECV) (x8)

The Sector Erase Count Register (SECV) contains the number of times the addressed sector has been erased.

Table 81Sector erase count register (x8)

Bit number	Name	Function	Read/write N = Nonvolatile V = Volatile	Factory default (binary)	Description
SECV[31:24]	RESVRD	Reserved for Future Use	V => R	11111111	This bit is Reserved for future use. This bit must always be written/loaded to its default state.



Table 81 Sector erase count register (x8) (Continued)

Bit number	Name	Function	Read/write N = Nonvolatile V = Volatile	Factory default (binary)	Description
SECV[23]	SECCPT	Sector Erase Count Corruption Status Flag	V => R	0	Description: The SECCPT bit is used to determine if the reported sector erase count is corrupted and was reset. Note If SECCPT is set due to count corruption, it will reset to 0 on the next successful erase operation on the selected sector. Selection Options: 0 = Sector Erase Count is not corrupted and is valid 1 = Sector Erase Count is corrupted and is not valid Dependency: N/A
SECV[22:0]	SECVAL[22:0]	Sector Erase Count Value	V => R	0	Description: The SECVAL[22:0] bits store the number of times a sector has been erased. Selection Options: Value Dependency: N/A

5.2.15 Memory array data integrity check CRC register (DCRV) (x8)

The Memory Array Data Integrity Check CRC Register (DCRV) stores the results of the CRC calculation on the data contained between the specified starting and ending addresses.

Bit number	Name	Function	Read/write N = Nonvolatile V = Volatile	Factory default (hex)	Description
DCRV[31:0]	DTCRCV[31:0]	Memory Array Data Integrity Check CRC Checksum Value	V => R	0xFFFFFFFF	Description: The DTCRCV[31:0 bits store the checksum value of the CRC process on the memory array data contained within the starting address and the ending address. Selection Options: Checksum Value Dependency: N/A

Table 82 Memory array data integrity check CRC register (x8)

5.2.16 Interface CRC check-value register (ICRV) (x8)

The Interface CRC Check-value Register (ICRV) stores the results of the CRC calculation on the command and Data Content over the interface for Protection.

Table 83Interface CRC check-value register (x8)

Bit number	Name	Function	Read/write N = Nonvolatile V = Volatile	Factory default (hex)	Description
ICRV[31:0]	ITCRCV[31:0]	Interface CRC Checksum Value	V => R	0xFFFFFFF	Description: The ITCRCV[31:0] bits store the check-value of the CRC process on the memory array data contained within the starting address and the ending address. Selection Options: Checksum Value Dependency: N/A



5.2.17 Infineon[®] Endurance Flex architecture selection register (EFXx) (x8)

The Infineon[®] Endurance Flex architecture selection registers (EFXx) define the long retention / high endurance regions based on a four pointer based architecture.

Bit number	Name	Function	Read/write N = Nonvolatile V = Volatile	Factory default (binary)	Description
EFX4[10:2]	EPTAD4[8:0]	EnduraFlex Pointer 4 Address Selection	N => R/1	11111111	Description: The EPTAD4[8:0] bits define the 9-bit address of the beginning sector from where the long retention / high endurance region is defined. Selection Options: Pointer Address Dependency: N/A
EFX4[1]	ERGNT4	EnduraFlex Pointer 4 based Region Type Selection	N => R/1	1	Description: The ERGNT4 bit defines whether the region is long retention or high endurance. Selection Options: 0 = Long Retention Sectors 1 = High Endurance Sectors Dependency: N/A
EFX4[0]	EPTEB4	EnduraFlex Pointer 4 Enable# Selection	N => R/1	1	Description: The EPTEN4 bit defines whether the wear leveling pointer is enabled/disabled. Selection Options: 0 = Pointer Address Enabled 1 = Pointer Address Disabled Dependency: N/A

Table 84 Infineon[®] Endurance Flex architecture selection register (Pointer 4) (x8)

Table 85	5 Infineon [®] Endurance Flex architecture selection register (Pointer 3) (x8)						
Bit number	Name	Function	Read/write N = Nonvolatile V = Volatile	Factory default (binary)	Description		
EFX3[10:2]	EPTAD3[8:0]	EnduraFlex Pointer 3 Address Selection	N => R/1	111111111	Description: The EPTAD3[8:0] bits define the 9-bit address of the beginning sector from where the long retention / high endurance region is defined. Selection Options: Pointer Address		
					Dependency: N/A Description: The ERGNT3 bit defines whether the region is		
EFX3[1]	ERGNT3	EnduraFlex Pointer 3 based Region Type Selection	N => R/1	1	long retention or high endurance. Selection Options: 0 = Long Retention Sectors 1 = High Endurance Sectors Dependency: N/A		
EFX3[0]	EPTEB3	EnduraFlex Pointer 3 Enable# Selection	N => R/1	1	Description: The EPTEN3 bit defines whether the wear leveling pointer is enabled/disabled. Selection Options: 0 = Pointer Address Enabled 1 = Pointer Address Disabled Dependency: N/A		



Table 86	Infineon [®] Endurance Flex architecture selection register (Pointer 2) (x8)
----------	---

Bit number	Name	Function	Read/write N = Nonvolatile V = Volatile	Factory default (binary)	Description
EFX2[10:2]	EPTAD2[8:0]	EnduraFlex Pointer 2 Address Selection	N => R/1	111111111	Description: The EPTAD2[8:0] bits define the 9-bit address of the beginning sector from where the long retention / high endurance region is defined. Selection Options: Pointer Address Dependency: N/A
EFX2[1]	ERGNT2	EnduraFlex Pointer 2 based Region Type Selection	N => R/1	1	Description: The ERGNT2 bit defines whether the region is long retention or high endurance. Selection Options: 0 = Long Retention Sectors 1 = High Endurance Sectors Dependency: N/A
EFX2[0]	EPTEB2	EnduraFlex Pointer 2 Enable# Selection	N => R/1	1	Description: EPTEN2 bit defines whether the wear leveling pointer is enabled/disabled. Selection Options: 0 = Pointer Address Enabled 1 = Pointer Address Disabled Dependency: N/A

Table 87 Infineon[®] Endurance Flex architecture selection register (Pointer 1) (x8)

Bit number	Name	Function	Read/write N = Nonvolatile V = Volatile	Factory default (binary)	Description
EFX1[10:2]	EPTAD1[8:0]	EnduraFlex Pointer 1 Address Selection	N => R/1	11111111	Description: The EPTAD1[8:0] bits define the 9-bit address of the beginning sector from where the long retention / high endurance region is defined. Selection Options: Pointer Address Dependency: N/A
EFX1[1]	ERGNT1	EnduraFlex Pointer 1 based Region Type Selection	N => R/1	1	Description: The ERGNT1 bit defines whether the region is long retention or high endurance. Selection Options: 0 = Long Retention Sectors 1 = High Endurance Sectors Dependency: N/A
EFX1[0]	EPTEB1	EnduraFlex Pointer 1 Enable# Selection	N => R/1	1	Description: The EPTEN1 bit defines whether the wear leveling pointer is enabled/disabled. Selection Options: 0 = Pointer Address Enabled 1 = Pointer Address Disabled Dependency: N/A



Table 88	Infineon $^{ extsf{R}}$ Endurance Flex architecture selection register (Pointer 0) (x8)						
Bit number	Name	Function	Read/write N = Nonvolatile V = Volatile	Factory default (binary)	Description		
EFX0[1]	GBLSEL	All Sectors based Region type Selection	N => R/1	1	Description: The GBLSEL bit defines whether all sectors are defined as long retention region or high endurance region. Note If all other Pointer registers are disabled, this bit defines the behavior of the entire memory space and is hardwired to start at Sector 0. Selection Options: 0 = Long Retention Sectors 1 = High Endurance Sectors Dependency: N/A		
EFX0[0]	WRLVEN	Wear Leveling Enable Selection	N => R/1	1	Description: The WRLVEN bit enables/disables the wear leveling feature. Selection Options: 0 = Wear Leveling Disabled 1 = Wear Leveling Enabled Dependency: N/A		

5.2.18 INT# pin configuration register (INCV) (x8)

The INT# pin Configuration Register (INCV) configures which internal event will trigger a High to Low transition on the INT# output pin.

Table 89	Interrupt configuration register (x8)
145(6.05	interrupt configuration register (xo)

Bit number	Name	Function	Read/write N = Nonvolatile V = Volatile	Factory default (binary)	Description			
INCV[15]	INTBEN	INT# pin Enable Selection	V => R/W	1	Description: The INT# pin is an open-drain output used to indicate to the host system that an event has occurred within the memory device. The INTBEN bit enables or disables the functionality controlling INT# pin. Selection Options: 0 = INT# pin functionality is enabled 1 = INT# pin functionality is disabled Dependency: N/A			
INCV[14]	RESRVD	Reserved for Future Use	V => R/W	11	These bits are Reserved for future use. This bit must always be written/loaded to its default state.			
INCV[13:5]	RESRVD	Reserved for Future Use	V => R/W	111111111	These bits are Reserved for future use. This bit must always be written/loaded to its default state.			
INCV[4]	REYBSY	Ready/Busy Transition Selection	V => R/W	1	Description: The REYBSY bit enables or disables whether device ready/busy state will transition INT#. Selection Options: 0 = A Busy to Ready transition will cause a High to Low transition on the INT# output 1 = Ready/Busy transitions will not transition the INT# output Dependency: N/A			
INCV[3:2]	RESRVD	Reserved for Future Use	V => R/W	11	These bits are Reserved for future use. This bit must always be written/loaded to its default state.			



Table 89 Interrupt configuration register (x8) (Continued)

Bit number	Name	Function	Read/write N = Nonvolatile V = Volatile	Factory default (binary)	Description
INCV[1]	ECC2BT	ECC 2-bit Error Detection Selection	V => R/W	1	Description: The ECC2BT bit enables or disables whether a 2-bit ECC detection error will transition INT#. Selection Options: 0 = 2-bit ECC detection will cause a High to Low transition the INT# output 1 = 2-bit ECC detection will not transition the INT# output Dependency: N/A
INCV[0]	ECC1BT	ECC 1-bit Error Detection and Correction Selection	V => R/W	1	Description: The ECC1BT bit enables or disables whether a 1-bit ECC detection and correction error will transition INT#. Selection Options: 0 = 1-bit ECC detection and correction will cause a High to Low transition the INT# output 1 = 1-bit ECC detection and correction will not transition the INT# output Dependency: N/A

5.2.19 INT# pin status register (INSV) (x8)

The INT# Pin Status Register (INSV) indicates which internal event(s) has occurred since the last time the ISR was cleared.

Table 90Interrupt status register (x8)

Bit number	Name	Function	Read/write N = Nonvolatile V = Volatile	Factory default (binary)	Description
INSV[15:5]	RESRVD	Reserved for Future Use	V => R/W	1111111111 1	These bits are Reserved for future use. This bit must always be written/loaded to its default state.
INSV[4]	REYBSY	Ready/Busy Transition	V => R/W	1	Description: The REYBSY bit indicates whether the device's ready/busy status has caused a transition on INT#. Selection Options: 0 = A Busy to Ready transition has occurred 1 = A Busy to Ready transition has not occurred Dependency: N/A
INSV[3:2]	RESRVD	Reserved for Future Use	V => R/W	11	These bits are Reserved for future use. This bit must always be written/loaded to its default state.
INSV[1]	ECC2BT	ECC 2-bit Error Detection	V => R/W	1	Description: The ECC2BT bit indicates whether a 2-bit ECC detection error has caused a transition on INT#. Selection Options: 0 = 2-bit error detection has occurred 1 = 2-bit error detection has not occurred Dependency: N/A
INSV[0]	ECC1BT	ECC 1-bit Error Detection and Correction	V => R/W	1	Description: The ECC1BT bit indicates whether a 1-bit ECC correction error has caused a transition on INT#. Selection Options: 0 = 1-bit error correction has occurred 1 = 1-bit error correction has not occurred Dependency: N/A



Legacy (x1) SPI registers 5.3

Status register 1 (STR1x) (x1) 5.3.1

Status Register 1 contains both status and control bits. The functionality of supported Status Register 1 type is described in **Table 91**.

Status register 1 (x8)^[25] Table 91

Bit number	Name	Function	Read/write N = Nonvolatile V = Volatile	Factory default (binary)	Description
STR1N[7] STR1V[7]	RESRVD	Reserved for Future Use	N->R V->R	0	This bit is Reserved for future use. This bit must always be written/loaded to its default state.
STR1V[6]	PRGERR	Programming Error Status Flag	V -> R	0	Description: The PRGERR bit indicates program operation success or failure. When the PRGERR bit is set to a '1', it indicates that there was an error in the last programming operation. PRGERR bit is also set when a program operation is attempted within a protected memory region. When PRGERR is set, it can only be cleared with the Clear Status Register (CLSTR_0_0) transaction or a hardware/software reset. Note The device will only go to standby mode once the PRGERR flag is cleared. Selection Options: 0 = Last programming operation was successful 1 = Last programming operation was unsuccessful Dependency: N/A
STR1V[5]	ERSERR	Erasing Error Status Flag	V -> R	0	Description: The ERSERR bit indicates erase operation success or failure. When the ERSERR bit is set to a '1', it indicates that there was an error in the last erasing operation. ERSERR bit is also set when a erase operation is attempted within a protected memory sector. When ERSERR is set, it can only be cleared with the Clear Status Register (CLSTR_0_0) transaction or a hardware/software reset. Note The device will only go to standby mode once the ERSERR flag is cleared. Selection Options: 0 = Last erase operation was successful 1 = Last erase operation was unsuccessful Dependency: N/A
STR1N[4:2] STR1V[4:2]	RESRVD	Reserved for Future Use	N->R V -> R	000	These bits are Reserved for future use. They must always be written/loaded to their default state.

Note 25. STR1x value during POR, Hardware Reset, DPD Exit, and CS# Signaling Reset is not valid.



Status register 1 (x8)^[25] (Continued) Table 91

Bit number	Name	Function	Read/write N = Nonvolatile V = Volatile	Factory default (binary)	Description
STR1V[1]	WRPGEN	Write/Program Enable Status Flag	V -> R	0	Description: The WRPGEN bit must be set to '1' to enable all program, erase or register write operations - it provides protection against inadvertent changes to memory or register values. The Write Enable (WRENB_0_0) and Write Enable Volatile (WRENV_0_0) transactions set the WRPGEN bit to '1' to allow program, erase or write transactions to execute. The Write Disable (WRDIS_0_0) transaction resets WRPGEN to a '0' to prevent all program, erase, and write transactions from execution. The WRPGEN bit is cleared to '0' at the end of any successful program, erase or register write operation. After a power down / power up sequence or a hardware/software reset, the Deep Power Down WRPGEN bit is cleared to '0'. Selection Options: 0 = Program, erase or register write is disabled 1 = Program, erase or register write is enabled Dependency: N/A
STR1V[0]	RDYBSY	Device Ready/Busy Status Flag	V -> R	0	Description: The RDYBSY bit indicates whether the device is performing an embedded operation or is in standby mode ready to receive new transactions. Note The PRGERR and ERSERR status bits are updated while RDYBSY is set. If PRGERR or ERSERR are set, the RDYBSY bit will remain set indicating the device is busy and unable to receive new transactions. A Clear Status Register (CLSTR_0_0) transaction must be executed to return the device to standby mode. Selection Options: 0 = Device is in standby mode ready to receive new operation transactions 1 = Device is busy and unable to receive new operation transactions Dependency: N/A

Note 25. STR1x value during POR, Hardware Reset, DPD Exit, and CS# Signaling Reset is not valid.



Status register 2 (STR2x) (x1) 5.3.2

Status Register 2 provides device status on operations. The functionality of supported Status Register 2 type is described in Table 92.

Table 92	Status	register 2 (x1) ^[26]			
Bit number	Name	Function	Read/write N = Nonvolatile V = Volatile	Factory default (binary)	Description
STR2V[7:5]	RESRVD	Reserved for Future Use	V -> R	0	This bit is Reserved for future use. This bit must always be written/loaded to its default state.
STR2V[4]	DICRCS	Memory Array Data Integrity Check CRC Suspend Status Flag	V -> R	0	Description: The DICRCS bit is used to determine when the device is in Memory Array Data Integrity Check CRC suspend mode.
					Selection Options: 0 = Memory Array Data Integrity Check CRC is not in suspend mode 1 = Memory Array Data Integrity Check CRC is in suspend mode
					Dependency: N/A
STR2V[3]	DICRCA	Memory Array Data Integrity Check CRC Abort Status Flag	V -> R	0	Description: The DICRCA bit indicates that the Memory Array Data Integrity Check CRC calculation operation was aborted. The abort condition is based on ending address (ENDADD) and starting address (STRADD) relationship. If ENDADD < STRADD + 3, then DICRCA will be set and the device will return to the Standby state. DICRCA flag gets cleared at the next Data Integrity CRC calculation operation when ENDADD ≥ STRADD + 3.
					Selection Options: 0 = Memory Array Data Integrity Check CRC calculation Is not aborted 1 = Memory Array Data Integrity Check CRC calculation is aborted
					Dependency: N/A
STR2V[2]	SESTAT	Sector Erase Success/Failure Status Flag	V -> R	0	Description: The SESTAT bit indicates whether the erase operation on the sector completed successfully. Evaluate Erase Status transaction (EVERS_4_0) must be executed prior to reading SESTAT bit which specifies the sector address.
					Selection Options: 1 = Addressed sector (EVERS_4_0) was erased successfully 0 = Addressed sector (EVERS_4_0) was not erased success- fully
					Dependency: N/A
STR2V[1]	ERASES	Erase operation Suspend Status Flag	V -> R	0	Description: The ERASES bit is used to indicate if the Erase operation is suspended.
					Selection Options: 0 = Erase operation is not in suspend mode 1 = Erase operation is in suspend mode
					Dependency: N/A
STR2V[0]	PROGMS	Program operation Suspend Status Flag	V -> R	0	Description: The PROGMS bit is used to indicate if the Program operation is suspended.
					Selection Options: 0 = Program operation is not in suspend mode 1 = Program operation is in suspend mode
					Dependency: N/A

Table 92 Status register 2 (v1)^[26]

Note 26. STR2x value during POR, Hardware Reset, Software Reset, DPD Exit, and CS# Signaling Reset is not valid. STR2x bits are valid only when SRT1V[0] / RDYBSY = 0.


5.3.3 Configuration register 1 (CFR1x) (x1)

Configuration Register 1 controls interface and data protection functions.

Table 93Configuration register 1 (x1)

Bit number	Name	Function	Read/write N = Nonvolatile V = Volatile	Factory default (binary)	Description	
CFR1N[7] CFR1V[7]	RESRVD	Reserved for Future Use	N -> R/W V -> R/W	0	This bit is Reserved for future use. This bit must always be written/loaded to its default state.	
CFR1N[6] CFR1V[6]	SP4KBS	Split 4KB Sectors selection between top and bottom address space	If PLPROT = 0 N -> R/W V -> R If PLPROT = 1 N -> R V -> R	0	Description: The SP4KBS bit selects whether the 4KB sectors are grouped together or evenly split between High and Low address ranges. Selection Options: 0 = 4KB Sectors are grouped together 1 = 4KB Sectors are split between High and Low Addresses Dependency: TB4KBS(CFR1N[2])	
CFR1N[5] CFR1V[5]	TBPROT	Top or Bottom Address Selection for Read Password	If PLPROT = 0 N -> R/W V -> R If PLPROT = 1 N -> R V -> R	0	Description: TBPROT selects a memory address range (lowest or highest) to remain readable during Read Password Protection mode even before a successful Password entry is completed. Selection Options: 0 = Top half of the address range 1 = Bottom half of the address range Dependency: N/A	
CFR1N[4] CFR1V[4]	PLPROT	Permanent Locking selection of 4KB Sector Architecture	N -> R/1 V -> R	0	Description: The PLPROT bit permanently protects 4KB Sector location. Note PLPROT protects SP4KBS, TBPROT, and TB4KBS bits from program and erase and it is recommended to configure these bits before configuring the PLPROT bit. Selection Options: 0 = 4KB Sector Location is not protected 1 = 4KB Sector Location is protected Dependency: N/A	
CFR1N[3] CFR1V[3]	RESRVD	Reserved for Future Use	N -> R/W V -> R/W	0	This bit is Reserved for future use. This bit must always be written/loaded to its default state.	
CFR1N[2] CFR1V[2]	TB4KBS	Top or Bottom Address Range selection for 4KB Sector Block	If PLPROT = 0 N -> R/W V -> R If PLPROT = 1 N -> R V -> R	0	Description: The TB4KBS bit defines the logical address location of the 4KB sector block. The 4KB sector block replaces the fitting portion of the highest or lowest address sector. Selection Options: 0 = 4KB Sector Block is in the bottom of the memory address space 1 = 4KB Sector Block is in the top of the memory address space Dependency: SP4KBS (CFR1x[6])	
CFR1N[1] CFR1V[1]	RESRVD	Reserved for Future Use	N -> R/W V -> R/W	0	This bit is Reserved for future use. This bit must always be written/loaded to its default state.	
CFR1N[0] CFR1V[0]	TLPROT	Temporary Locking selection of Legacy Block Protection and Sector Architecture	N -> R V -> R/W	0	Description: The TLPROT bit temporarily protects sector architect from any changes. Note TLPROT protects SP4KBS, TBPROT, and TB4KBS bits from program and erase. Selection Options: 0 = 4KB Sector Location are not protected 1 = 4KB Sector Location are temporarily protected Dependency: N/A	



Table 944KB parameter sector location selection

SP4KBS	TB4KBS	4KB location	
0	0	4KB physical sectors at bottom (Low address)	
0	1	4KB physical sectors at top, (High address)	
1	Х	4KB Parameter sectors are split between top (High Address) and bottom (Low Address)	

Table 95 PLPROT and TLPROT protection

PLPROT	TLPROT	Array protection and 4K sector	
0	0	Unprotected (Unlocked)	
1	Х	TBPROT, SP4KBS, TB4KBS - Permanently Protected (Locked)	
0	1	TBPROT, SP4KBS, TB4KBS - Protected (Locked) till next Power-down	

5.3.4 Configuration register 2 (CFR2x) (x1)

Configuration Register 2 controls the memory read latency selection.

Table 96Configuration register 2 (x1)

Bit number	Name	Function	Read/write N = Nonvolatile V = Volatile	Factory default (binary)	Description
CFR2N[7] CFR2V[7]	ADRBYT	Address Byte Length selection between 3 or 4 bytes for Instructions	N -> R/W V -> R/W	0	Description: The ADRBYT bit controls the expected address length for all instructions that require address and is selectable between 3 Bytes or 4 Bytes. Selection Options: 0 = Instructions will use 3 Bytes for address 1 = Instructions will use 4 Bytes for address Dependency: N/A
CFR2N[6:4] CFR2V[6:4]	RESRVD	Reserved for Future Use	N -> R/W V -> R/W	000	These bits are Reserved for future use. This bit must always be written/loaded to its default state.
CFR2N[3:0] CFR2V[3:0]	MEMLAT[3:0]	Memory Array Read Latency selection - Dummy cycles required for initial data access	N -> R/W V -> R/W	1000	Description: The MEMLAT[3:0] bits control the read latency (dummy cycles) delay in all variable latency memory array and Nonvolatile Register read transactions. MEMLAT selection allows the user to adjust the read latency during normal operation based on different operating frequencies. Selection Options: 0000 = 0 Latency Cycles Selection based on transaction opcodes 1111 = 15 Latency Cycles Selection based on transaction opcodes Dependency: N/A



Latency code (Cycles) versus frequency^[27, 28, 30] Table 97

		SDR SPI read transactions (MHz) (1S-1S-1S)	
Latency code CR	Number of cycles	RDAY2_C_0 RDSSR_4_0 RDARG_4_0 ^[29] RDECC_4_0 RDPPB_4_0	
0000	0	50	
0001	1	68	
0010	2	81	
0011	3	93	
0100	4	106	
0101	5	118	
0110	6	131	
0111	7	143	
1000	8	156	
1001	9	166	
1010	10	166	
1011	11	166	
1100	12	166	
1101	13	166	
1110	14	166	
1111	15	166	

Notes
27. When using the ECC error reporting mechanisms, the read output data must be at least 2 bytes for correct ECC reporting.
28. SCK frequency > 200MHz SDR, or > 200MHz DDR is not supported by HS-T family of devices and SCK frequency > 166MHz SDR, or > 166MHz DDR is not supported by HL-T family of devices.
29. RDARG_4_0 uses these latency cycles for reading Nonvolatile registers.
30. RSFDP_3_0 always have a dummy cycle of eight and the maximum frequencies for different interfaces related to eight dummy cycles.



5.3.5 Configuration register 3 (CFR3x) (x1)

Configuration Register 3 controls transaction behavior.

Table 98Configuration register 3 (x1)

Bit number	Name	Function	Read/write N = Nonvolatile V = Volatile	Factory default (binary)	Description
CFR3N[7:6] CFR3V[7:6]	VRGLAT[1:0]	Volatile Register Read Latency selection - Dummy cycles required for initial data access	N -> R/W V -> R/W	00	Description: The VRGLAT[1:0] bits control the read latency (dummy cycles) delay in all variable latency register read transactions. VRGLAT[1:0] selection allows the user to adjust the read latency during normal operation based on different operating frequencies. See Table 99 . Selection Options: 00, 01, 10, 11 Latency Cycles Selection based on trans- action opcodes Dependency: N/A
CFR3N[5] CFR3V[5]	ВЬКСНК	Blank Check selection during Erase operation for better endurance	N -> R/W V -> R/W	0	Description: The BLKCHK bit selects whether a sector is checked before issuing an erase operation. When this feature is enabled an erase transaction first evaluates the erase status of the sector. If the sector is found to erased, the erase operation is aborted. In other words, the erase operation is only executed if programmed bits are found in the sector. Disabling BLKCHK executes an erase operation unconditionally. Selection Options: 0 = Blank Check is disabled before executing an erase operation 1 = Blank Check evaluation is enabled before executing an erase operation Dependency: N/A
CFR3N[4] CFR3V[4]	PGMBUF	Program Buffer Size selection	N -> R/W V -> R/W	0	Dependency: N/A Description: The PGMBUF bit selects the Programming Buffer size which is used for page programming. Program buffer size affects the device programming time. Note If programming data exceeds the program buffer size, data gets wrapped. Selection Options: 0 = 256 Byte Write Buffer Size 1 = 512 Byte Write Buffer Size Dependency: N/A
CFR3N[3] CFR3V[3]	UNHYSA	Uniform or Hybrid Sector Architecture selection	N -> R/W V -> R	1	Description: The UNHYSA bit selects between uniform (all 256KB sectors) or hybrid (4KB sectors and 256KB sectors) sector architecture. If hybrid sector architecture is selected, 4KB sector block is made part of the main Flash array address map. The 4KB sector block can overlay at either the highest or the lowest address range of the device. If uniform sector architecture is selected, 4KB sector block is removed from the address map and all sectors are of uniform size. Note Hybrid sector architecture also enables 4KB Sector Erase transaction (20h). Otherwise, 4KB Sector Erase transaction, if issued, is ignored by the device. Selection Options: 0 = Hybrid Sector Architecture (combination of 4KB sectors and 256KB sectors) 1 = Uniform Sector Architecture (all 256KB sectors)
CFR3N[2] CFR3V[2]	RESRVD	Reserved for Future Use	N -> R/W V -> R/W	0	Dependency: SP4KBS(CFR1N[6]), TB4KBS(CFR1N[2]) This bit is Reserved for future use. This bit must always be written/loaded to its default state.



Table 98 **Configuration register 3 (x1) (Continued)**

Bit number	Name	Function	Read/write N = Nonvolatile V = Volatile	Factory default (binary)	Description
CFR3N[1] CFR3V[1]	INTFTP	Interface type selection between HYPERBUS™ and Legacy (x1) SPI	N -> R/W V -> R/W	0	The INTFTP bit selects the interface of the device between HYPERBUS [™] and legacy (x1) SPI. Selection Options: 1 = HYPERBUS [™] interface 0 = Legacy (x1) SPI Dependency: N/A
CFR3N[0] CFR3V[0]	RESRVD	Reserved for Future Use	N -> R/W V -> R/W	0	This bit is Reserved for future use. This bit must always be written/loaded to its default state.

Table 99 **Register latency code (cycles) versus frequency**

	SDR SPI register transaction latency dummy cycles (1S-1S-1S) ^[32, 34]				
Latency code	Frequency ^[31]	RDARG_4_0 ^[33] RDDYB_4_0	RDPLB_0_0 RDIDN_0_0 RDSR1_0_0 RDSR2_0_0		
00	50MHz	0	0		
01	133MHz	1	0		
10	133MHz	1	1		
11	166MHz	2	2		

Notes

<sup>Notes
31. SCK frequency > 166MHz SDR, is not supported.
32. RDUID_4_0 alway has 32 cycles of latency. Maximum frequency under SDR SPI is 166MHz, under HS-T SDR/DDR Octal is 200MHz and under HL-T SDR/DDR Octal is 166MHz.
33. RDARG_4_0 uses these dummy cycles for reading Volatile registers.
34. RDCRC_4_0 alway has 8 cycles of latency. Maximum frequency under SDR SPI is 166MHz, under HS-T SDR/DDR Octal is 200MHz and under HL-T SDR/DDR Octal is 166MHz.</sup>



5.3.6 Configuration register 4 (CFR4x) (x1)

Configuration Register 4 controls the main flash array read transactions burst wrap behavior and output driver impedance.

Table 100	Configuration register 4 (x1)
-----------	-------------------------------

Bit number	Name	Function	Read/write N = Nonvolatile V = Volatile	Factory default (binary)	Description
					Description: The IOIMPD[2:0] bits select the IO driver output impedance (drive strength). The output impedance configuration bits adjust the drive strength during normal device operation to meet system signal integrity requirements.
CFR4N[7:5] CFR4V[7:5]	IOIMPD[2:0]	I/O Driver Output Impedance selection	N -> R/W V -> R/W	101	Selection Options: $000 = 45\Omega$ $001 = 120\Omega$ $010 = 90\Omega$ $011 = 60\Omega$ $100 = 45\Omega$ $101 = 30\Omega$ (Factory Default) $110 = 20\Omega$ $111 = 15\Omega$
					Dependency: N/A
		Deed Duret Wree Teeble			Description: The RBSTWP bit selects the read burst wrap feature. It allows the device to enter and exit burst wrapped read mode during normal operation. The wrap length is selected by RBSTWL[1:0] bits.
CFR4N[4] CFR4V[4]	RBSTWP	Read Burst Wrap Enable selection	N -> R/W V -> R/W	0	Selection Options: 0 = Read Wrapped Burst disabled 1 = Read Wrapped Burst enabled
					Dependency: RBSTWL[1:0] (CFR4x[1:0])
CFR4N[3] CFR4V[3]	ECC12S	Error Correction Code (ECC) 1-bit or 1-bit/2-bit error correction selection	N -> R/W V -> R/W	1	Description: The ECC12S bit selects between 1-bit ECC error detection/correction or both 1-bit ECC error detection and correction and 2-bit ECC error detection. This configuration option affects Address Trap Register and ECC Counter Register functionalities as well. The host needs to erase and reprogram the data in the SEMPER [™] Flash memory upon ECC configuration change (1-bit correction to 1-bit correction and 2-bit detection or vice versa).
		Selection			Selection Options: 0 = 1-bit ECC Error Detection/Correction 1 = 1-bit ECC Error Detection/Correction and 2-bit ECC error detection
					Dependency: N/A
CFR4N[2] CFR4V[2]	DPDPOR	Deep Power Down power saving mode entry selection upon POR	N -> R/W V -> R	0	Description: The DPDPOR bit selects if the device will be in either Deep Power Down (DPD) mode or the Standby mode after the completion of POR. If enabled, DPDPOR configures the device to start in DPD mode to reduce current consumption until the device is needed. If the device is in DPD, a pulse on CS# or a Hardware reset will return the device to Standby mode. Selection Options: 0 = Standby mode is entered upon the completion of
					POR 1 = Deep Power Down Power mode is entered upon the completion of POR
					Dependency: N/A
					Description: The RBSTWL[1:0] bits select the read burst wrap length and alignment during normal operation. It selects the fixed length/aligned group of 8-, 16-, 32-, or 64-bytes.
CFR4N[1:0] CFR4V[1:0]	RBSTWL[1:0]	Read Burst Wrap Length selection	N -> R/W V -> R/W	00	Selection Options: 00 = 8 Bytes Wrap length 01 = 16 Bytes Wrap length 10 = 32 Bytes Wrap length 11 = 64 Bytes Wrap length
					Dependency: RBSTWP (CFR4x[4])



Wrap boundary (Bytes)	Start address (Hex)	Address sequence (Hex)
Sequential	XXXXXX03	03, 04, 05, 06, 07, 08, 09, 0A, 0B, 0C, 0D, 0E, 0F, 10, 11, 12, 13, 14, 15, 16, 17, 18.
8	XXXXXX00	00, 01, 02, 03, 04, 05, 06, 07, 00, 01, 02.
8	XXXXXX07	07, 00, 01, 02, 03, 04, 05, 06, 07, 00, 01.
16	XXXXXX02	02, 03, 04, 05, 06, 07, 08, 09, 0A, 0B, 0C, 0D, 0E, 0F, 00, 01, 02, 03.
16	XXXXXX0C	0C, 0D, 0E, 0F, 00, 01, 02, 03, 02, 03, 04, 05, 06, 07, 08, 09, 0A, 0B, 0C, 0D, 0E.
32	XXXXXX0A	0A, 0B, 0C, 0D, 0E, 0F, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 1A, 1B, 1C, 1D, 1E, 1F, 00, 01, 02, 03, 04, 05, 06, 07, 08, 09, 0A, 0B, 0C, 0D, 0E, 0F.
32	XXXXXX1E	1E, 1F, 00, 01, 02, 03, 04, 05, 06, 07, 08, 09, 0A, 0B, 0C, 0D, 0E, 0F, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 1A, 1B, 1C, 1D, 1E, 1F, 00.
64	XXXXXX03	03, 04, 05, 06, 07, 08, 09, 0A, 0B, 0C, 0D, 0E, 0F, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 1A, 1B, 1C, 1D, 1E, 1F, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 2A, 2B, 2C, 2D, 2E, 2F, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 3A, 3B, 3C, 3D, 3E, 3F 00, 01, 02.
64	XXXXXX2E	2E, 2F, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 3A, 3B, 3C, 3D, 3E, 3F, 00, 01, 02, 03, 04, 05, 06, 07, 08, 09, 0A, 0B, 0C, 0D, 0E, 0F, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 1A, 1B, 1C, 1D, 1E, 1F, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 2A, 2B, 2C, 2D.

Table 101Output data wrap sequence

5.3.7 Interface CRC enable register (ICEV) (x1)

Interface CRC Enable Register controls the enabling/disabling of the Interface CRC function.

	internace on	e chable register (A	-/		
Bit number	Name	Function	Read/write N = Nonvolatile V = Volatile	Factory default (binary)	Description
ICEV[7:1]	RESVRD	Reserved for Future Use	V -> R	0000000	This bit is Reserved for future use. This bit must always be written/loaded to its default state.
ICEV[0]	ITCRCE	Interface CRC Selection	V -> R/W	0	Description: The ITCRCE bit controls enabling/disabling of the Interface CRC function. Selection Options: 0 = Interface CRC Enabled 1 = Interface CRC Disabled Dependency: N/A

Table 102Interface CRC enable register (x1)

5.3.8 Interface CRC check-value register (ICRV) (x1)

The Interface CRC Check-value Register (ICRV) stores the results of the CRC calculation on the command and Data Content over the interface for Protection.

Table 103Interface CRC check-value register (x1)

Bit number	Name	Function	Read/write N = Nonvolatile V = Volatile	Factory default (hex)	Description
ICRV[31:0]	ITCRCV[31:0]	Interface CRC Checksum Value	V -> R	0xFFFFFFFF	Description: The ITCRCV[31:0] bits store the check-value of the CRC process on the memory array data contained within the starting address and the ending address. Selection Options: Checksum Value Dependency: N/A



5.3.9 Memory array data integrity check CRC register (DCRV) (x1)

The Memory Array Data Integrity Check CRC Register (DCRV) stores the results of the CRC calculation on the data contained between the specified starting and ending addresses.

Table 104Memory array data integrity check CRC register (x1)

Bit number	Name	Function	Read/write N = Nonvolatile V = Volatile	Factory default (hex)	Description
DCRV[31:0]	DTCRCV[31:0]	Memory Array Data Integrity Check CRC Checksum Value	V -> R	0x0000000	Description: The DTCRCV[31:0 bits store the checksum value of the CRC process on the memory array data contained within the starting address and the ending address. Selection Options: Checksum Value Dependency: N/A

5.3.10 ECC status register (ESCV) (x1)

The ECC Status Register (ESCV) contains the ECC status of any error correction action performed on the unit data whose byte was addressed during last read.

Note Unit data is defined as the number of bytes over which the ECC is calculated. HL-T/HS-T family devices have a 16 bytes (128 bits) unit data.

Bit number	Name	Function	Read/write N = Nonvolatile V = Volatile	Factory default (binary)	Description
ECSV[7:5]	RESRVD	Reserved for Future Use	V -> R	000	This bit is Reserved for future use. This bit must always be written/loaded to its default state.
ECSV[4]	ECC2BT	ECC Error 2-bit Error Detection Flag	V -> R	0	Description: The ECC2BT bit indicates that a 2-bit ECC Error was detected in the data unit (16 bytes). A Clear ECC Status Register transaction (CLECC_0_0) will reset ECC2BT. Note ECC2BT is updated every time any memory address is read and is sticky, i.e. once it is set, it remains set. The ECC2BT status is maintained until a Clear ECC Status Register transaction (CLECC_0_0) is executed. Note ECC1BT is not valid if ECC2BT status flag is set.
					Selection Options: 0 = No 2-Bit ECC Error was detected in the data unit (16 bytes) 1 = 2-bit ECC Error was detected in the data unit (16 bytes)
					Dependency: CFR4x[3]
ECSV[3]	ECC1BT	ECC Error 1-bit Error Detection and Correction Flag	V -> R	0	Description: The ECC1BT bit indicates that a 1-bit ECC Error was detected and corrected in the data unit (16 bytes). A Clear ECC Status Register transaction (CLECC_0_0) will reset ECC1BT. Note ECC1BT is updated every time any memory address is read and is sticky, i.e. once it is set, it remains set. The ECC1BT status is maintained until a Clear ECC Status Register transaction (CLECC_0_0) is executed.
					Selection Options: 0 = No 1-Bit ECC Error was detected in the data unit (16 bytes) 1 = 1-bit ECC Error was detected in the data unit (16 bytes)
					Dependency: N/A
ECSV[2:0]	RESRVD	Reserved for Future Use	V -> R	000	This bit is Reserved for future use. This bit must always be written/loaded to its default state.

Table 105ECC status register (x1)



5.3.11 ECC address trap register (EATV) (x1)

The ECC Address Trap Register (EATV) stores the address of the ECC unit data where either a 1-Bit/2-Bit error or only a 1-Bit error occurred during a read operation. It stores the ECC unit address of the first ECC error captured during a memory read operation since the last Clear ECC transaction.

	Table 106	ECC address trap	register (x1)
--	-----------	-------------------------	---------------

Bit number	Name	Function	Read/write N = Nonvolatile V = Volatile	Factory default (hex)	Description
EATV[31:0]	ECCATP[31:0]	ECC 1-bit and 2-bit Error Address Trap Register	V -> R	0x0000000	Description: The Address Trap Register (ECCATP[31:0]) stores the ECC unit data address where a 1-Bit/2-Bit error occurred during a read operation. ECCATP[31:0] stores the ECC unit address of the first ECC error captured during a memory read operation since the last Clear ECC Status Register transaction (CLECC_0_0). Note ECCATP[31:0] is only updated during Read Instruction. Note Clear ECC Status Register transaction (CLECC_0_0), POR or Hardware/Software reset clears the EATV[31:0] to 0x0000000. Selection Options: ECC Error Data Unit Address Dependency: N/A

5.3.12 ECC error detection count register (ECTV) (x1)

The ECC Error Detection Counter Register (ECTV) stores the number of either 1-Bit/2-Bit or only 1-Bit ECC errors have occurred during read operations since the last POR or hardware/software reset.

Table 107ECC count register (x1)

Bit number	Name	Function	Read/write N = Nonvolatile V = Volatile	Factory default (hex)	Description
ECTV[15:0]	ECCCNT[15:0]	ECC 1-bit and 2-bit Error Count Register	V -> R	0×0000	Description: The ECCCNT[15:0] stores the number of 1-bit/2-bit ECC errors occurred during read operations since the last POR or hardware/software reset. Note ECCCNT[15:0] is only updated during Read Instruction. Note Only one ECC error is counted for each data unit. If multiple read transactions access the same unit data containing an ECC error, the ECCCNT[15:0] will increment each time the unit data is read. Note Once the count reaches 0xFFFF, the ECCCNT[15:0] will stop incrementing Note POR or Hardware/Software reset clears the ECCNT[15:0] to 0x0000. Selection Options: ECC Error Count Dependency: N/A

5.3.13 Advanced sector protection register (ASPO) (x1)

The ASP Register (ASPO) configures the behavior of Advanced Sector Protection scheme.

Table 108Advanced sector protection register (x1)

Bit number	Name	Function	Read/write N = Nonvolatile V = Volatile	Factory default (binary)	Description
ASPO[15:6]	RESRVD	Reserved for Future Use	N => R/1	1111111111	This bit is Reserved for future use. This bit must always be written/loaded to its default state.
ASPO[5]	ASPRDP	Read Password Based Protection Selection	N => R/1	1	Description: The ASPRDP bit selects the Read Password Mode Protection mode. Read Password Protection mode works in conjunction with Password Protection mode to protect all sectors from Read/Erase/Program. Based on TBPROT configuration bit (CFR1x[5]), either the top or bottom sector is available for reading. Selection Options: 0 = Read Password Protection Mode is enabled 1 = Read Password Protection Mode is disabled Dependency: TBPROT (CFR1x[5])





Table 108Advanced sector protection register (x1) (Continued)

Bit number	Name	Function	Read/write N = Nonvolatile V = Volatile	Factory default (binary)	Description
ASPO[4]	ASPDYB	Dynamic Protection (DYB) for all sectors at power-up Selection	N => R/1	1	Description: The ASPDYB bit selects whether all DYB bits (sectors) are in the protected state following power-up or hardware reset. DYB bits will individually need to be reset to change sector protections. Selection Options: 0 = DYB based sector protection enabled at power-up or hardware reset 1 = DYB based sector protection disabled at power-up or hardware reset Dependency: N/A
ASPO[3]	ASPPPB	Permanent Protection (PPB) bits for all sectors programmability Selection	N => R/1	1	Description: The ASPPPB bit selects whether all PPB bits are OTP making PPB sector protection permanent. Note ASPPPB disables PPB erase transaction (ERPPB_0_0). Selection Options: 0 = PPB bits are OTP 1 = PPB bits can be erased and programmed as desired Dependency: N/A
ASPO[2]	ASPPWD	Password Based Protection Selection	N => R/1	1	Description: The ASPPWD bit selects the Password Protection Mode. Password Protection mode protects all PPB bits till the correct password is entered. The ASPPWD can also be used in combination with the ASPRDP to protect all registers and all memory from erase/program and to protect sectors from being read as well till the correct password is provided - except for top or bottom sector which is available for reading based on TBPROT configuration bit (CFR1x[5]). Note When ASPPWD is selected, ASPO[15:0], CFR1N[7:2] and PWD0[63:0] are protected against Write operations Selection Options: 0 = Password Protection Mode is enabled 1 = Password Protection Mode is disabled Dependency: N/A
ASPO[1]	ASPPER	Persistent Protection Selection (Register Protection Selection)	N => R/1	1	Description: The ASPPER bit selects the Persistent Protection Mode. The Persistent Protection mode (ASPPER) protects the ASPO[15:0], CFR1x[6, 5, 4, 2], and CFR3x[3] registers from erase or program. Selection Options: 0 = Persistent Protection Mode is enabled 1 = Persistent Protection Mode is disabled Dependency: N/A
ASPO[0]	ASPPRM	Permanent Protection Selection	N => R/1	1	Description: The ASPPRM bit selects the Permanent Protection Mode. The Permanent Protection mode (ASPPRM) permanently protects the PPB bits from erase or program. ASPPRM bit should be programmed once all the PPB based sector protections are finalized. Note Permanent protection is independent of the PPBLOCK bit. Selection Options: 0 = Permanent Protection Mode is enabled 1 = Permanent Protection Mode is disabled Dependency: N/A



5.3.14 ASP password register (PWDO) (x1)

The ASP Password Register (PWDO) is used to permanently define a password.

Table 109Password register (x1)

Bit number	Name	Function	Read/write N = Nonvolatile V = Volatile	Factory default (hex)	Description
PWDO[63:0]	PASWRD[63:0]	Password Register	N => R/1	0xFFFFFFFF FFFFFFFF	Description: The PASWRD[63:0] permanently stores a password used in password protected modes of operation. When the Password Protection mode is enabled, this register will output the undefined data upon read password request. Selection Options: Password Dependency: N/A

5.3.15 ASP PPB lock register (PPLV) (x1)

The PPBLCK bit in the ASP PPB Lock Register (PPLV) is used to protect the PPB bits.

Table 110	ASP PPB lock register (x1)

Bit number	Name	Function	Read/write N = Nonvolatile V = Volatile	Factory default (binary)	Description
PPLV[7:1]	RESVRD	Reserved for Future Use	V -> R	0000000	This bit is Reserved for future use. This bit must always be written/loaded to its default state.
PPLV[0]	PPBLCK	PPB Temporary Protection Selection	V -> R/W	1, ASPO[2:1]	Description: The PPBLCK bit is used to temporarily protect all the PPB bits. Selection Options: 1 = PPB Bits can be erased or programmed 0 = PPB bits are protected against erase or program till the next POR or hardware reset Dependency: N/A

5.3.16 ASP PPB access register (PPAV) (x1)

The ASP PPB Access Register (PPAV) is used to provide the state of each sector's PPB protection bit.

Table 111ASP PPB access register (x1)

Bit number	Name	Function	Read/write N = Nonvolatile V = Volatile	Factory default (binary)	Description
PPAV[7:0]	PPBACS[7:0]	Sector Based PPB Protection Status	N -> W/R	11111111	Description: The PPBACS[7:0] bits are used to provide the state of the individual sector's PPB bit. Selection Options: FF = PPB for the sector addressed by the Read PPB transaction (RDPPB_4_0) is 1, not protecting that sector from program or erase operations 00 = PPB for the sector addressed by the Read PPB transaction (RDPPB_4_0) is 0, protecting that sector from program or erase operations Dependency: N/A



5.3.17 ASP dynamic block access register (DYAV) (x1)

The ASP DYB Access Register (DYAV) is used to provide the state of each sector's DYB protection bit.

Table 112ASP DYB access register (x1)

Bit number	Name	Function	Read/write N = Nonvolatile V = Volatile	Factory default (binary)	Description
DYAV[7:0]	DYBACS[7:0]	Sector Based DYB Protection Status	V -> R/W	11111111	Description: The DYBACS[7:0] bits are used to provide the state of the individual sector's DYB bit. Selection Options: FF = DYB for the sector addressed by the Read DYB transaction (RDDYB_4_0) is 1, not protecting that sector from program or erase operations 00 = DYB for the sector addressed by the Read DYB transaction (RDDYB_4_0) is 0, protecting that sector from program or erase operations Dependency: N/A

5.3.18 AutoBoot register (ATBN) (x1)

The AutoBoot Register (ATBN) provides a means to automatically read boot code as part of the power-on reset, or hardware reset process.

Table 113AutoBoot register (x1)

Bit number	Name	Function	Read/write N = Nonvolatile V = Volatile	Factory default (binary)	Description
ATBN[31:9]	STADR[22:0]	Starting Address Selection where AutoBoot will start reading data from	N -> R/W	0000000000 0000000000 000	Description: The STADR[22:0] bits set the starting address from which the device will output the read data. Selection Options: Address Bits Dependency: N/A
ATBN[8:1]	STDLY[7:0]	AutoBoot Read Starting Delay Selection	N -> R/W	0000000	Description: The STDLY[7:0] bits specify the initial delay (clock cycles) needed by the host before it can accept data. Note STDLY[7:0]=0x00 is valid for SPI up to 50MHz. STDLY[7:0] = 0x01 or higher is valid for SPI/DPI/QPI up to 166MHz. STDLY[7:0] = 0x05 or higher is valid for HL-T Octal up to 166MHz and HS-T Octal up to 200MHz. Selection Options: Address Bits Dependency: N/A
ATBN[0]	ATBTEN	AutoBoot Feature Selection	N -> R/W	0	Description: The ATBTEN bit enables or disables the AutoBoot feature. Selection Options: 0 = AutoBoot feature disabled 1 = AutoBoot feature enabled Dependency: N/A



5.3.19 Sector erase count register (SECV) (x1)

The Sector Erase Count Register (SECV) contains the number of times the addressed sector has been erased.

```
Table 114Sector erase count register (x1)
```

Bit number	Name	Function	Read/write N = Nonvolatile V = Volatile	Factory default (hex)	Description
SECV[23]	SECCPT	Sector Erase Count Corruption Status Flag	V -> R	0x0	Description: The SECCPT bit is used to determine if the reported sector erase count is corrupted and was reset. Note If SECCPT is set due to count corruption, it will reset to 0 on the next successful erase operation on the selected sector. Selection Options: 0 = Sector Erase Count is not corrupted and is valid 1 = Sector Erase Count is corrupted and is not valid Dependency: N/A
SECV[22:0]	SECVAL[22:0]	Sector Erase Count Value	V -> R	0x000000	Description: The SECVAL[22:0] bits store the number of times a sector has been erased Selection Options: Value Dependency: N/A

5.3.20 Infineon[®] Endurance Flex architecture selection register (EFXx) (x1)

The **Infineon**[®] **Endurance Flex architecture** selection registers (EFXx) define the long retention / high endurance regions based on a four pointer based architecture.

Table 115	Infineon [®] Endurance Flex architecture selection register (Pointer 4) (x1)
-----------	---

Bit number	Name	Function	Read/write N = Nonvolatile V = Volatile	Factory default (binary)	Description
EFX4O[10:2]	EPTAD4[8:0]	EnduraFlex Pointer 4 Address Selection	N => R/1	111111111	Description: The EPTAD4[8:0] bits define the 9-bit address of the beginning sector from where the long retention / high endurance region is defined. Selection Options: Pointer Address Dependency: N/A
EFX4O[1]	ERGNT4	EnduraFlex Pointer 4 based Region Type Selection	N => R/1	1	Description: The ERGNT4 bit defines whether the region is long retention or high endurance. Selection Options: 0 = Long Retention Sectors 1 = High Endurance Sectors Dependency: N/A
EFX4O[0]	EPTEB4	EnduraFlex Pointer 4 Enable# Selection	N => R/1	1	Description: The EPTEN4 bit define whether the wear leveling pointer is enabled/disabled. Selection Options: 0 = Pointer Address Enabled 1 = Pointer Address Disabled Dependency: N/A



Table 116	Infineon [®] Endurance Flex architecture selection register (Pointer 3) (x1)	
-----------	---	--

Bit number	Name	Function	Read/write N = Nonvolatile V = Volatile	Factory default (binary)	Description
EFX3O[10:2]	EPTAD3[8:0]	EnduraFlex Pointer 3 Address Selection	N => R/1	111111111	Description: The EPTAD3[8:0] bits define the 9-bit address of the beginning sector from where the long retention / high endurance region is defined. Selection Options: Pointer Address Dependency: N/A
EFX30[1]	ERGNT3	EnduraFlex Pointer 3 based Region Type Selection	N => R/1	1	Description: The ERGNT3 bit defines whether the region is long retention or high endurance. Selection Options: 0 = Long Retention Sectors 1 = High Endurance Sectors Dependency: N/A
EFX3O[0]	EPTEB3	EnduraFlex Pointer 3 Enable# Selection	N => R/1	1	Description: The EPTEN3 bit define whether the wear leveling pointer is enabled/disabled. Selection Options: 0 = Pointer Address Enabled 1 = Pointer Address Disabled Dependency: N/A

Table 117 Infineon[®] Endurance Flex architecture selection register (Pointer 2) (x1)

Bit number	Name	Function	Read/write N = Nonvolatile V = Volatile	Factory default (binary)	Description
EFX20[10:2]	EPTAD2[8:0]	EnduraFlex Pointer 2 Address Selection	N => R/1	111111111	Description: The EPTAD2[8:0] bits define the 9-bit address of the beginning sector from where the long retention / high endurance region is defined. Selection Options: Pointer Address Dependency: N/A
EFX20[1]	ERGNT2	EnduraFlex Pointer 2 based Region Type Selection	N => R/1	1	Description: The ERGNT2 bit defines whether the region is long retention or high endurance. Selection Options: 0 = Long Retention Sectors 1 = High Endurance Sectors Dependency: N/A
EFX2O[0]	EPTEB2	EnduraFlex Pointer 2 Enable# Selection	N => R/1	1	Description: EPTEN2 bit define whether the wear leveling pointer is enabled/disabled. Selection Options: 0 = Pointer Address Enabled 1 = Pointer Address Disabled Dependency: N/A



Bit number	Name	Function	Read/write N = Nonvolatile V = Volatile	Factory default (binary)	Description
EFX10[10:2]	EPTAD1[8:0]	EnduraFlex Pointer 1 Address Selection	N => R/1	111111111	Description: The EPTAD1[8:0] bits define the 9-bit address of the beginning sector from where the long retention / high endurance region is defined. Selection Options: Pointer Address Dependency: N/A
EFX10[1]	ERGNT1	EnduraFlex Pointer 1 based Region Type Selection	N => R/1	1	Description: The ERGNT1 bit defines whether the region is long retention or high endurance. Selection Options: 0 = Long Retention Sectors 1 = High Endurance Sectors Dependency: N/A
EFX10[0]	EPTEB1	EnduraFlex Pointer 1 Enable# Selection	N => R/1	1	Description: The EPTEN1 bit define whether the wear leveling pointer is enabled/disabled. Selection Options: 0 = Pointer Address Enabled 1 = Pointer Address Disabled Dependency: N/A

Table 118 Infineon[®] Endurance Flex architecture selection register (Pointer 1) (x1)

Table 119 Infineon[®] Endurance Flex architecture selection register (Pointer 0) (x1)

Bit number	Name	Function	Read/write N = Nonvolatile V = Volatile	Factory default (binary)	Description
EFX0O[1]	GBLSEL	All Sectors based Region type Selection	N => R/1	1	Description: The GBLSEL bit defines whether all sectors are defined as long retention region or high endurance region. Note If all other Pointer registers are disabled, this bit defines the behavior of the entire memory space and is hardwired to start at Sector 0. Selection Options: 0 = Long Retention Sectors 1 = High Endurance Sectors Dependency: N/A
EFX0O[0]	WRLVEN	Wear Leveling Enable Selection	N => R/1	1	Description: The WRLVEN bit enables/disables the wear leveling feature. Selection Options: 0 = Wear Leveling Disabled 1 = Wear Leveling Enabled Dependency: N/A



6 Transaction table

6.1 HYPERBUS[™] transaction table

Table 120 HYPERBUS™ transaction description

Transaction name	Description	Cycles
RDMARY_1_0	Read transaction allows reading out the memory array data at the given address and places it on DQ[7:0].	1
ENSPIM_3_0	Enter SPI transaction changes the device interface from HYPERBUS [™] to Legacy (x1) SPI.	3
SRASOE_1_0	Software Reset / ASO Exit transaction returns the device to reading memory array data mode when device is in ASO. It also clears SR0[5,4,3,1,0] when the device is not busy or is in the middle of a transaction sequence or in an ASO.	1
ENTDPD_3_0	Enter Deep Power Down Mode transaction moves the device in the lowest power consumption mode.	3
RDVSTR_2_0	Read Status Register transaction allows the Status Register contents to be read with data placed on DQ[7:0].	2
CLVSTR_1_0	Clear Status Register Failure Flags transaction resets all failure flags being reported.	1
PRNPOR_4_0	Program Nonvolatile POR Timer Register transaction programs into the 16-bit POR Time Register the value which is multiplied by tPOR_CK (25 to 42 μ s) to define the length of extension to the RSTO# pulse beyond tVCS with data placed on DQ[7:0].	4
RDNPOR_4_0	Read Nonvolatile POR Timer Register transaction allows reading the contents of the 16-bit POR Time Register and places it on DQ[7:0].	4
PGVINC_4_0	Program Volatile Interrupt Configuration Register transaction programs the 16-bit Interrupt Configuration Register with data placed on DQ[7:0].	4
RDVINC_4_0	Read Volatile Interrupt Configuration Register transaction allows reading the contents of the 16-bit Interrupt Configuration Register and places it on DQ[7:0].	4
PGVINS_4_0	Program Volatile Interrupt Status Register transaction programs the 16-bit Interrupt Status Register with data placed on DQ[7:0].	4
RDVINS_4_0	Read Volatile Interrupt Status Register transaction allows reading the contents of the 16-bit Interrupt Status Register and places it on DQ[7:0].	4
PGVCR1_4_0	Program Volatile Configuration Register 1 transaction programs the 16-bit Volatile Configuration Register 0 with data placed on DQ[7:0].	4
PGVCR2_4_0	Program Volatile Configuration Register 2 transaction programs the 16-bit Volatile Configuration Register 1 with data placed on DQ[7:0].	4
RDVCR1_4_0	Read Volatile Configuration Register 1 transaction allows reading the contents of the 16-bit Volatile Configuration Register 0 and places it on DQ[7:0].	4
RDVCR2_4_0	Read Volatile Configuration Register 2 transaction allows reading the contents of the 16-bit Volatile Configuration Register 1 and places it on DQ[7:0].	4
PGNCR1_4_0	Program Nonvolatile Configuration Register 1 transaction programs the 16-bit Nonvolatile Configuration Register 0 with data placed on DQ[7:0].	4
PGNCR2_4_0	Program Nonvolatile Configuration Register 2 transaction programs the 16-bit Nonvolatile Configuration Register 1 with data placed on DQ[7:0].	4
ERNC12_3_0	Erase Nonvolatile Configuration Registers 1 and 2 transaction erases the contents of the two 16-bit Nonvolatile Configuration registers (0, 1).	3
RDNCR1_4_0	Read Nonvolatile Configuration Register 1 transaction allows reading the contents of the 16-bit Nonvol- atile Configuration Register 0 and places it on DQ[7:0].	4
RDNCR2_4_0	Read Nonvolatile Configuration Register 2 transaction allows reading the contents of the 16-bit Nonvol- atile Configuration Register 1 and places it on DQ[7:0].	4
PGWORD_4_0	Program Word transaction programs the data word (0's) supplied on DQ[7:0] in the addressed memory array.	4
LDBUFR_6_0	Load Write Buffer transaction loads up to 256/512 bytes of data (0's) supplied on DQ[7:0] in the write buffer.	6
PGBFCM_1_0	Program Write Buffer Confirm transaction tells the device to program the data loaded into the write buffer into the addressed memory array.	1
RSTWBA_3_0	Reset Write to Buffer Abort transaction resets the Write Buffer Abort Status Flag (WRBFAB - STRV[3]) and Programming Error Status Flag (PRGERR - STRV[4]) in the Status Register.	3
ERCHIP_6_0	Erase Chip transaction sets all bits to 1 (all bytes are FFh) inside the entire flash memory array.	6
ERSCTR_6_0	Erase Sector transaction sets all the bits of an addressed 256KB sector or a 4KB sector to 1 (all bytes are FFh).	6
BLKCHK_1_0	Blank Check transaction confirms if the selected Flash Memory Array sector is fully erased. ERSERR (STRV[5]- Bit 5 of the Status Register) will be cleared to 0 if the sector is erased and set to 1 if not erased.	1
EVERST_1_0	Evaluate Erase Status transaction verifies that the last erase operation on the addressed sector was completed successfully. If the selected sector was successfully erased the SESTAT (STRV[5]- Bit 0 of the Status Register) is set to 1.	1
SPERSE_1_0	Suspend Erase transaction allows the system to interrupt an erase operation.	1



Table 120 HYPERBUS[™] transaction description (Continued)

Transaction name		Description	Cycles
RSERSE_1_0	Resume Erase transac	tion allows the system to resume an erase operation.	1
SPPROG_1_0	Suspend Program tra	nsaction allows the system to interrupt a program operation.	1
RSPROG_1_0	Resume Program tran	isaction allows the system to resume a program operation.	1
IDSFE1_3_1		ID/Unique ID/SFDP ASO Entry 1 transaction allows reading Device ID, Unique ID and SFDP parameters. This entry transaction uses the Sector Address (SA) in the command to determine which sector will be overlaid.	3
IDSFE2_1_1	ASO Device ID Unique ID	ID/Unique ID/SFDP ASO Entry 2 transaction allows reading Device ID, Unique ID and SFDP parameters. This entry transaction uses the Sector Address (SA) in the command to determine which sector will be overlaid.	1
RDIDSF_1_1	SFDP	Read ID/Unique ID/SFDP transaction allows reading the Device ID, Unique ID and SFDP parameters at the given address and places it on DQ[7:0].	1
ASOEXT_1_1		ASO Exit transaction returns the device to reading memory array data mode when device is in an ASO. If any of the ASO Entry commands were issued, an ASO Exit command must be issued to reset the device into Read mode.	1
SSRENT_3_1		SSR ASO Entry transaction allows accessing the SSR. This entry transaction uses the Sector Address (SA) in the command to determine which sector will be overlaid.	3
RD_SSR_1_1		Read SSR transaction allows reading the SSR data at the given address and places it on DQ[7:0].	1
PG_SSR_4_1		Program SSR Word transaction programs the data word (0's) supplied on DQ[7:0] in the addressed SSR.	4
LDBSSR_5_1	ASO SSR	Load SSR Buffer transaction loads up to 256/512 bytes of data (0's) supplied on DQ[7:0] in the write buffer.	5
PGCSSR_1_1		Program SSR Buffer Confirm transaction tells the device to program the data loaded into the write buffer into the addressed SSR.	1
RSWSSR_3_1		Reset Write to Buffer Abort transaction resets the Write Buffer Abort Status Flag (WRBFAB - STRV[3]) in the Status Register.	3
ASOEXT_1_1		ASO Exit transaction returns the device to reading memory array data mode when device is in an ASO. If any of the ASO Entry commands were issued, an ASO Exit command must be issued to reset the device into Read mode.	1
ASPENT_3_1		Advanced Sector Protection ASO Entry transaction allows accessing the Advanced Sector Protection Configuration Register. This entry transaction does not use a sector address from the entry transaction to overlay. The ASP Configuration Register appears at word location 0 in the device address space.	3
PGOASP_2_1	ASO Advanced Sector	Program One-Time-Programmable Advanced Sector Protection Register trans- action programs the 16-bit OTP ASP Configuration Register with data placed on DQ[7:0].	2
RDOASP_1_1	Protection	Read One-Time-Programmable Advanced Sector Protection Register trans- action allows reading the contents of the 16-bit OTP ASP Configuration Register using device address 0 and places it on DQ[7:0].	1
ASOEXT_1_1		ASO Exit transaction returns the device to reading memory array data mode when device is in an ASO. If any of the ASO Entry commands were issued, an ASO Exit command must be issued to reset the device into Read mode.	1
PWDENT_3_1		Password ASO Entry transaction allows accessing the 64-bit password. This entry transaction does not use a sector address from the entry transaction to overlay. The Password appears at word locations 0 to 3 in the device address space.	3
PGNPWD_2_1		Program Nonvolatile Password transaction programs the 64-bit Password with data placed on DQ[7:0].	2
RDNPWD_1_1	ASO Password	Read Nonvolatile Password transaction allows reading the contents of the 64-bit Password using device address 0 to 3 and places it on DQ[7:0].	1
ULNPWD_7_1		Unlock Nonvolatile Password transaction allows entering the 64-bit Password on DQ[7:0] to unlock the device for access.	7
ASOEXT_1_1		ASO Exit transaction returns the device to reading memory array data mode when device is in an ASO. If any of the ASO Entry commands were issued, an ASO Exit command must be issued to reset the device into Read mode.	1



Table 120 HYPERBUS™ transaction description (Continued)

Transaction name		Description	Cycles
PPBENT_3_1		Persistent Protection Bits ASO Entry transaction allows accessing the Persistent Protection bits (PPB) associated with sectors. This entry transaction does not use a sector address from the entry transaction to overlay. The PPB bit for a sector appears in bit 0 of all word locations in the sector.	3
PGNPPB_2_1		Program Nonvolatile Persistent Protection Bits transaction programs the PPB bit corresponding to a sector with data placed on DQ[7:0]. The PPB bit for a sector appears in bit 0 of all word locations in the sector.	2
ERNPPB_2_1		Erase Nonvolatile Persistent Protection Bits transaction erases all the PPB bits.	2
RSWPPB_3_1		Reset Write to Buffer Abort transaction resets the Write Buffer Abort Status Flag (WRBFAB - STRV[3]) in the Status Register caused by a PPB program failure.	3
RDNPPB_1_1	ASO Persistent Protection Bits	Read Nonvolatile Persistent Protection Bits transaction allows reading the PPB bit corresponding to a sector and places it on DQ[7:0]. The PPB bit for a sector appears in bit 0 of all word locations in the sector.	1
PRTSTS_2_1		Sector Protection Status transaction provides the protection status of the addressed sector. Data out during a SA Protection Status Read indicates whether the indicated sector is protected in bits 0–2: Bit 0 – Indicates whether the indicated sector is protected (0 = protected, 1 = unprotected). Bit 1 – Protected using the sector's DYB bit (0 = protected, 1 = unprotected). Bit 2 – Protected using the sector's PPB bit (0 = protected, 1 = unprotected). Bit 3 through 15 are all 1s.	2
ASOEXT_1_1		ASO Exit transaction returns the device to reading memory array data mode when device is in an ASO. If any of the ASO Entry commands were issued, an ASO Exit command must be issued to reset the device into Read mode.	1
PPLENT_3_1		Persistent Protection Lock ASO Entry transaction allows accessing the global Persistent Protection Lock bit. This entry transaction does not use a sector address from the entry transaction to overlay. The global Persistent Protection Lock bit appears in bit 0 of all word locations in the device.	3
CLVPPL_2_1	ASO PPB Lock	Clear Volatile Persistent Protection Lock transaction clears the global Persistent Protection Lock bit.	2
RDVPPL_1_1	ASUFFBLUCK	Read Volatile Persistent Protection Lock transaction allows reading the global Persistent Protection Lock bit and places it on DQ[7:0]. The PPL bit appears in bit 0 of all word locations in the sector.	1
ASOEXT_1_1		ASO Exit transaction returns the device to reading memory array data mode when device is in an ASO. If any of the ASO Entry commands were issued, an ASO Exit command must be issued to reset the device into Read mode.	1
DYBENT_3_1		Dynamic Protection Bits ASO Entry transaction allows accessing the Dynamic Protection bits (DYB) associated with sectors. This entry transaction does not use a sector address from the entry transaction to overlay. The DYBB bit for a sector appears in bit 0 of all word locations in the sector.	3
STVDYB_2_1		Set Volatile Dynamic Protection Bit transaction sets the DYB bit corresponding to a sector with data placed on DQ[7:0]. The DYB bit for a sector appears in bit 0 of all word locations in the sector.	2
CLVDYB_2_1		Clear Volatile Dynamic Protection Bit transaction clears the DYB bit corre- sponding to a sector with data placed on DQ[7:0]. The DYB bit for a sector appears in bit 0 of all word locations in the sector.	2
RDVDYB_1_1	ASO Dynamic Protection Bits	Read Volatile Dynamic Protection Bit transaction allows reading the DYB bit corresponding to a sector and places it on DQ[7:0]. The DYB bit for a sector appears in bit 0 of all word locations in the sector.	1
PRTSTS_2_1		Sector Protection Status transaction provides the protection status of the addressed sector. Data out during a SA Protection Status Read indicates whether the indicated sector is protected in bits 0–2: Bit 0 – Indicates whether the indicated sector is protected (0 = protected, 1 = unprotected). Bit 1 – Protected using the sector's DYB bit (0 = protected, 1 = unprotected). Bit 2 – Protected using the sector's PPB bit (0 = protected, 1 = unprotected). Bit 3 through 15 are all 1s.	2
ASOEXT_1_1		ASO Exit transaction returns the device to reading memory array data mode when device is in an ASO. If any of the ASO Entry commands were issued, an ASO Exit command must be issued to reset the device into Read mode.	1



Table 120 HYPERBUS[™] transaction description (Continued)

Transaction name		Description	Cycles
ECCENT_3_1		Error Correction (ECC) ASO Entry transaction allows accessing the error correction action (ECC status) of any half-page of the Flash Memory Array.	3
RDECST_1_1		Read Error Correction (ECC) Status transaction provides the ECC Status value for the addressed half-page on DQ[7:0]. A single word of status is displayed at any word location within a half-page.	1
RDADTL_2_1		Read Address Trap Register Lower Word transaction provides the lower 16-bits of the error correction action (ECC) related address value stored in the Address Trap Register (32-bits) on DQ[7:0].	2
RDADTU_2_1	ASO Error Correction Codes	Read Address Trap Register Upper Word transaction provides the upper 16-bits of the error correction action (ECC) related address value stored in the Address Trap Register (32-bits) on DQ[7:0].	2
RDCONT_2_1		Read ECC Count Value Register transaction provides the ECC count of th number of error correction actions on DQ[7:0].	2
CLRECC_1_1		Clear ECC Error Status Failure Flags transaction resets all failure flags and interrupts being reported.	1
ASOEXT_1_1		ASO Exit transaction returns the device to reading memory array data mode when device is in an ASO. If any of the ASO Entry commands were issued, an ASO Exit command must be issued to reset the device into Read mode.	1
ICRCEN_3_1		Interface CRC Register ASO Entry transaction allows accessing the contents of the Interface CRC Register. Exiting Interface CRC Register ASO clears the Interface CRC Register.	3
RDICRC_1_1	ASO Interface CRC	Read Volatile Interface CRC Register transaction provides the contents of the Interface CRC Register on DQ[7:0]. Addresses 0x00 and 0x01 define the lower and upper 16-bit Interface CRC Register values.	1
ASOEXT_1_1	d c li li t c	ASO Exit transaction returns the device to reading memory array data mode when device is in an ASO. If any of the ASO Entry commands were issued, an ASO Exit command must be issued to reset the device into Read mode.	1
DICREN_3_1		Data Integrity CRC Register ASO Entry transaction allows accessing the Data Integrity CRC check-value. While the Data Integrity CRC calculation is not suspended the Data Integrity CRC ASO overlays the entire flash memory array. When the CRC calculation is suspended the flash memory array is visible for reading.	3
LDSTAD_1_1		Load Start Address transaction loads the Data Integrity CRC beginning address location.	1
LDENAD_1_1		Load End Address transaction loads the Data Integrity CRC ending address location.	1
SP_DIC_1_1		Suspend Data Integrity CRC transaction allows the system to interrupt the Data Integrity CRC calculation operation.	1
RDCMRY_1_1	ASO Data Integrity CRC	Read Memory Array during Data Integrity CRC suspend transaction allows reading out the memory array data at the given address and places it on DQ[7:0].	1
RS_DIC_1_1		Resume Data Integrity CRC transaction allows the system to resume the suspended Data Integrity CRC calculation operation.	1
RDDICL_2_1		Read Data Integrity CRC Register Lower Word transaction provides the lower 16-bits of the Data Integrity CRC check-value on DQ[7:0].	2
RDDICU_2_1		Read Data Integrity CRC Register Upper Word transaction provides the upper 16-bits of the Data Integrity CRC check-value on DQ[7:0].	2
ASOEXT_1_1		ASO Exit transaction returns the device to reading memory array data mode when device is in an ASO. If any of the ASO Entry commands were issued, an ASO Exit command must be issued to reset the device into Read mode.	1
ATBNEN_3_1		AutoBoot Nonvolatile Register ASO Entry transaction allows accessing the AutoBoot Register. This entry transaction does not use a sector address from the entry transaction.	3
PGNATB_2_1		Program Nonvolatile AutoBoot Register transaction programs the programs the 16-bit Nonvolatile AutoBoot Register with data placed on DQ[7:0].	2
RDATBN_1_0	ASO AutoBoot	Read Nonvolatile AutoBoot Register transaction allows reading the contents of the 32-bit Nonvolatile AutoBoot Register and places it on DQ[7:0]. Addresses 0x00 and 0x01 define the lower and upper 16-bit AutoBoot Register values.	1
ASOEXT_1_1		ASO Exit transaction returns the device to reading memory array data mode when device is in an ASO. If any of the ASO Entry commands were issued, an ASO Exit command must be issued to reset the device into Read mode.	1





Table 120HYPERBUS™ transaction description (Continued)

Transaction name		Description	Cycles
SECTEN_3_1		Sector Erase Count Volatile Register ASO Entry transaction allows accessing the Sector Erase Count Register. This entry transaction does not use a sector address from the entry transaction.	3
LDSRAD_2_1	ASO Sector Erase	Load Sector Address transaction loads the sector address whose erase count is desired.	2
RDSECV_1_0	Count	Read Volatile Sector Erase Count Register transaction allows reading the contents of the 16-bit Volatile Sector Erase Count Register and places it on DQ[7:0].	1
ASOEXT_1_1		ASO Exit transaction returns the device to reading memory array data mode when device is in an ASO. If any of the ASO Entry commands were issued, an ASO Exit command must be issued to reset the device into Read mode.	1
ENX_EN_3_1		EnduraFlex Pointer Selection (Partitions) One-Time_Programmable Register ASO Entry transaction allows accessing the EnduraFlex Pointer registers. This entry transaction does not use a sector address from the entry transaction.	3
PGOENX_2_1	ASO EnduraFlex	Program One-Time-Programmable EnduraFlex Registers [4:0] transaction programs the One-Time-Programmable EnduraFlex registers [3:0] with data placed on DQ[7:0]. Addresses 0x00, 0x01, 0x02, 0x03, 0x04 define the four EnduraFlex Register values.	2
RDOENX_1_1		Read One-Time-Programmable EnduraFlex Registers [4:0] transaction reads the One-Time-Programmable EnduraFlex registers [3:0] and places it on DQ[7:0]. Addresses 0x00, 0x01, 0x02, 0x03, 0x04 define the four EnduraFlex Register values.	1
ASOEXT_1_1		ASO Exit transaction returns the device to reading memory array data mode when device is in an ASO. If any of the ASO Entry commands were issued, an ASO Exit command must be issued to reset the device into Read mode.	1

Table 121HYPERBUS™ transaction cycles

Table 121	H	PERBUS	tran	saci	tion cycle	25															
		Bus cycles			Bus cycles			Bus cycles	;		Bus cycles	;		Bus cycles			Bus cycles	5		Bus cycle	s
		First			Second			Third			Fourth			Fifth			Sixth			Seventh	
Transaction name	CA[47:45]	CA[44:0] Address	DQ[7:0] Data	CA[47:45]	CA[44:0] Address	DQ[7:0] Data	CA[47:45]	CA[44:0] Address	DQ[7:0] Data	CA[47:45]	CA[44:0] Address	DQ[7:0] Data	CA[47:45]	CA[44:0] Address	DQ[7:0] Data	CA[47:45]	CA[44:0] Address	DQ[7:0] Data	CA[47:45]	CA[44:0] Address	DQ[7:0] Data
RDMARY_1_0	101b	DA[1:0] RDA [AMAX:0]	Rd_dat a [15:0]	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
ENSPIM_3_0	001b	DA[1:0] {[AMAX:12] 'bX} 555h	AAh	001 b	DA[1:0] {[AMAX:12] 'bX} 2AAh	55h	001 b	DA[1:0] {[AMAX:12] 'bX} 555h	F5h	-	-	-	-	-	-	-	-	-	-	-	-
SRASOE_1_0	001b	DA[1:0] {[AMAX:0] 'bX}	F0h	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
ENTDPD_3_0	001b	DA[1:0] {[AMAX:12] 'bX} 555h	AAh	001 b	DA[1:0] {[AMAX:12] 'bX} 2AAh	55h	001 b	DA[1:0] {[AMAX:0] 'bX}	B9h	-	-	-	-	-	-	-	-	-	-	-	-
RDVSTR_2_0	001b	DA[1:0] {[AMAX:12] 'bX} 555h	70h	101 b	DA[1:0] {[AMAX:0] 'bX}	Rd_dat a [15:0]	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
CLVSTR_1_0	001b	DA[1:0] {[AMAX:12] 'bX} 555h	71h	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
PRNPOR_4_0	001b	DA[1:0] {[AMAX:12] 'bX} 555h	AAh	001 b	DA[1:0] {[AMAX:12] 'bX} 2AAh	55h	001 b	DA[1:0] {[AMAX:12] 'bX} 555h	34h	001 b	DA[1:0] {[AMAX:0] 'bX}	Pr_dat a [15:0]	-	-	-	-	-	-	-	-	-
RDNPOR_4_0	001b	DA[1:0] {[AMAX:12] 'bX} 555h	AAh	001 b	DA[1:0] {[AMAX:12] 'bX} 2AAh	55h	001 b	DA[1:0] {[AMAX:12] 'bX} 555h	3Ch	101 b	DA[1:0] {[AMAX:0] 'bX}	Rd_dat a [15:0]	-	-	-	-	-	-	-	-	-
PGVINC_4_0	001b	DA[1:0] {[AMAX:12] 'bX} 555h	AAh	001 b	DA[1:0] {[AMAX:12] 'bX} 2AAh	55h	001 b	DA[1:0] {[AMAX:12] 'bX} 555h	36h	001 b	DA[1:0] {[AMAX:0] 'bX}	Pr_dat a [15:0]	-	-	-	-	-	-	-	-	-
RDVINC_4_0	001b	DA[1:0] {[AMAX:12] 'bX} 555h	AAh	001 b	DA[1:0] {[AMAX:12] 'bX} 2AAh	55h	001 b	DA[1:0] {[AMAX:12] 'bX} 555h	C4h	101 b	DA[1:0] {[AMAX:0] 'bX}	Rd_dat a [15:0]	-	-	-	-	-	-	-	-	-
PGVINS_4_0	001b	DA[1:0] {[AMAX:12] 'bX} 555h	AAh	001 b	DA[1:0] {[AMAX:12] 'bX} 2AAh	55h	001 b	DA[1:0] {[AMAX:12] 'bX} 555h	37h	001 b	DA[1:0] {[AMAX:0] 'bX}	FFFFh	-	-	-	-	-	-	-	-	-
RDVINS_4_0	001b	DA[1:0] {[AMAX:12] 'bX} 555h	AAh	001 b	DA[1:0] {[AMAX:12] 'bX} 2AAh	55h	001 b	DA[1:0] {[AMAX:12] 'bX} 555h	C5h	101 b	DA[1:0] {[AMAX:0] 'bX}	Rd_dat a [15:0]	-	-	-	-	-	-	-	-	-
PGVCR1_4_0	001b	DA[1:0] {[AMAX:12] 'bX} 555h	AAh	001 b	DA[1:0] {[AMAX:12] 'bX} 2AAh	55h	001 b	DA[1:0] {[AMAX:12] 'bX} 555h	38h	001 b	DA[1:0] {[AMAX:0] 'bX}	Pr_dat a [15:0]	-	-	-	-	-	-	-	-	-
PGVCR2_4_0	001b	DA[1:0] {[AMAX:12] 'bX} 555h	AAh	001 b	DA[1:0] {[AMAX:12] 'bX} 2AAh	55h	001 b	DA[1:0] {[AMAX:12] 'bX} 555h	3Ah	001 b	DA[1:0] {[AMAX:0] 'bX}	Pr_dat a [15:0]	-	-	-	-	-	-	-	-	-
RDVCR1_4_0	001b	DA[1:0] {[AMAX:12] 'bX} 555h	AAh	001 b	DA[1:0] {[AMAX:12] 'bX} 2AAh	55h	001 b	DA[1:0] {[AMAX:12] 'bX} 555h	C7h	101 b	DA[1:0] {[AMAX:0] 'bX}	Rd_dat a [15:0]	-	-	-	-	-	-	-	-	-
RDVCR2_4_0	001b	DA[1:0] {[AMAX:12] 'bX} 555h	AAh	001 b	DA[1:0] {[AMAX:12] 'bX} 2AAh	55h	001 b	DA[1:0] {[AMAX:12] 'bX} 555h	C9h	101 b	DA[1:0] {[AMAX:0] 'bX}	Rd_dat a [15:0]	-	-	-	-	-	-	-	-	-

256Mb/512Mb/1Gb SEMPER™ Flash HYPERBUS™ interface, 1.8V/3.0V

Infineon

Transaction table

129 of 166

002-12337 Rev. *Y 2022-01-18

Table 121 HYPERBUS™ transaction cycles (Continued)

able 121		PERDUS	trai	Isaci	tion cycle	:S (CO	nunu	leu)													
		Bus cycles			Bus cycles			Bus cycles			Bus cycles	;		Bus cycles			Bus cycles			Bus cycle	s
Transaction		First			Second			Third			Fourth	1		Fifth			Sixth			Seventh	
name	CA[47:45]	CA[44:0] Address	DQ[7:0] Data	CA[47:45]	CA[44:0] Address	DQ[7:0] Data	CA[47:45]	CA[44:0] Address	DQ[7:0] Data	CA[47:45]	CA[44:0] Address	DQ[7:0] Data	CA[47:45]	CA[44:0] Address	DQ[7:0] Data	CA[47:45]	CA[44:0] Address	DQ[7:0] Data	CA[47:45]	CA[44:0] Address	DQ[7:0] Data
PGNCR1_4_0	001b	DA[1:0] {[AMAX:12] 'bX} 555h	AAh	001 b	DA[1:0] {[AMAX:12] 'bX} 2AAh	55h	001 b	DA[1:0] {[AMAX:12] 'bX} 555h	39h	001 b	DA[1:0] {[AMAX:0] 'bX}	Pr_dat a [15:0]	-	-	-	-	-	-	-	-	-
PGNCR2_4_0	001b	DA[1:0] {[AMAX:12] 'bX} 555h	AAh	001 b	DA[1:0] {[AMAX:12] 'bX} 2AAh	55h	001 b	DA[1:0] {[AMAX:12] 'bX} 555h	3Bh	001 b	DA[1:0] {[AMAX:0] 'bX}	Pr_dat a [15:0]	-	-	-	-	-	-	-	-	-
ERNC12_3_0	001b	DA[1:0] {[AMAX:12] 'bX} 555h	AAh	001 b	DA[1:0] {[AMAX:12] 'bX} 2AAh	55h	001 b	DA[1:0] {[AMAX:12] 'bX} 555h	C8h	-	-	-	-	-	-	-	-	-	-	-	-
RDNCR1_4_0	001b	DA[1:0] {[AMAX:12] 'bX} 555h	AAh	001 b	DA[1:0] {[AMAX:12] 'bX} 2AAh	55h	001 b	DA[1:0] {[AMAX:12] 'bX} 555h	C6h	101 b	DA[1:0] {[AMAX:0] 'bX}	Rd_dat a [15:0]	-	-	-	-	-	-	-	-	-
RDNCR2_4_0	001b	DA[1:0] {[AMAX:12] 'bX} 555h	AAh	001 b	DA[1:0] {[AMAX:12] 'bX} 2AAh	55h	001 b	DA[1:0] {[AMAX:12] 'bX} 555h	CAh	101 b	DA[1:0] {[AMAX:0] 'bX}	Rd_dat a [15:0]	-	-	-	-	-	-	-	-	-
PGWORD_4_0	001b	DA[1:0] {[AMAX:12] 'bX} 555h	AAh	001 b	DA[1:0] {[AMAX:12] 'bX} 2AAh	55h	001 b	DA[1:0] {[AMAX:12] 'bX} 555h	A0h	001 b	DA[1:0] Pr_addr [AMAX:0]	Pr_dat a [15:0]	-	-	-	-	-	-	-		-
LDBUFR_6_0	001b	DA[1:0] {[AMAX:12] 'bX} 555h	AAh	001 b	DA[1:0] {[AMAX:12] 'bX} 2AAh	55h	001 b	DA[1:0] Sec_addr [AMAX:AMI N]	25h	001 b	DA[1:0] Sec_addr [AMAX:AMI N]	Wd_cnt	001 b	DA[1:0] WBL [AMAX:0]	Pr_dat a [15:0]	001 b	DA[1:0] WBL [AMAX:0]	Pr_dat a [15:0]	-	-	-
PGBFCM_1_0	001b	DA[1:0] Sec_addr [AMAX:AMI N]	29h	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
RSTWBA_3_0	001b	DA[1:0] {[AMAX:12] 'bX} 555h	AAh	001 b	DA[1:0] {[AMAX:12] 'bX} 2AAh	55h	001 b	DA[1:0] {[AMAX:0] 'bX}	F0h		-	-	-	-	-	-	-	-	-	-	-
ERCHIP_6_0	001b	DA[1:0] {[AMAX:12] 'bX} 555h	AAh	001 b	DA[1:0] {[AMAX:12] 'bX} 2AAh	55h	001 b	DA[1:0] {[AMAX:12] 'bX} 555h	80h	001 b	DA[1:0] {[AMAX:12] 'bX} 555h	AAh	001 b	DA[1:0] {[AMAX:12] 'bX} 2AAh	55h	001 b	DA[1:0] {[AMAX:12] 'bX} 555h	10h	-	-	-
ERSCTR_6_0	001b	DA[1:0] {[AMAX:12] 'bX} 555h	AAh	001 b	DA[1:0] {[AMAX:12] 'bX} 2AAh	55h	001 b	DA[1:0] {[AMAX:12] 'bX} 555h	80h	001 b	DA[1:0] {[AMAX:12] 'bX} 555h	AAh	001 b	DA[1:0] {[AMAX:12] 'bX} 2AAh	55h	001 b	DA[1:0] Sec_addr [AMAX:AMI N]	30h	-	-	-
BLKCHK_1_0	001b	DA[1:0] Sec_addr [AMAX:AMI N] 555h	33h	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
EVERST_1_0	001b	DA[1:0] Sec_addr [AMAX:AMI N] 555h	D0h	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
SPERSE_1_0	001b	DA[1:0] {[AMAX:0] 'bX}	B0h	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
RSERSE_1_0	001b	DA[1:0] {[AMAX:0] 'bX}	30h	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-

256Mb/512Mb/1Gb SEMPER™ Flash HYPERBUS™ interface, 1.8V/3.0V

Transaction table

Infineon

130 of 166

002-12337 Rev. *Y 2022-01-18

Table 121 HYPERBUS™ transaction cycles (Continued)

Table 121	п	PERDUS	uran	ISACI	cion cycle	es (Col	nuni	ueu)													
		Bus cycles			Bus cycles	;		Bus cycles			Bus cycles	;		Bus cycles	1		Bus cycles	s		Bus cycle	s
Tuon oo ati'u u		First			Second			Third			Fourth			Fifth			Sixth	-		Seventh	
Transaction name	CA[47:45]	CA[44:0] Address	DQ[7:0] Data	CA[47:45]	CA[44:0] Address	DQ[7:0] Data	CA[47:45]	CA[44:0] Address	DQ[7:0] Data	CA[47:45]	CA[44:0] Address	DQ[7:0] Data	CA[47:45]	CA[44:0] Address	DQ[7:0] Data	CA[47:45]	CA[44:0] Address	DQ[7:0] Data	CA[47:45]	CA[44:0] Address	DQ[7:0] Data
SPPROG_1_0	001b	DA[1:0] {[AMAX:0] 'bX}	51h	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
RSPROG_1_0	001b	DA[1:0] {[AMAX:0] 'bX}	50h	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
IDSFE1_3_1	001b	DA[1:0] {[AMAX:12] 'bX} 555h	AAh	001 b	DA[1:0] {[AMAX:12] 'bX} 2AAh	55h	001 b	DA[1:0] {[AMAX:12] 'bX} 555h	90h	-	-	-	-	-	-	-	-	-	-	-	-
IDSFE2_1_1	001b	DA[1:0] {[AMAX:12] 'bX} 555h	98h	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
RDIDSF_1_1	101b	DA[1:0] RDA [AMAX:0]	Rd_dat a [15:0]	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
ASOEXT_1_1	001b	DA[1:0] {[AMAX:0] 'bX}	F0h	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
SSRENT_3_1	001b	DA[1:0] {[AMAX:12] 'bX} 555h	AAh	001 b	DA[1:0] {[AMAX:12] 'bX} 2AAh	55h	001 b	DA[1:0] Sec_addr [AMAX:AMI N] 555h	88h	-	-	-	-	-	-	-	-	-	-	-	-
RD_SSR_1_1	101b	DA[1:0] RDA [AMAX:0]	Rd_dat a [15:0]	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
PG_SSR_4_1	001b	DA[1:0] {[AMAX:12] 'bX} 555h	AAh	001 b	DA[1:0] {[AMAX:12] 'bX} 2AAh	55h	001 b	DA[1:0] {[AMAX:12] 'bX} 555h	A0h	001 b	DA[1:0] Pr_addr [AMAX:0]	Pr_dat a [15:0]	-	-	-	-	-	-	-	-	-
LDBSSR_5_1	001b	DA[1:0] {[AMAX:12] 'bX} 555h	AAh	001 b	DA[1:0] {[AMAX:12] 'bX} 2AAh	55h	001 b	DA[1:0] Sec_addr [AMAX:AMI N]	25h	001 b	DA[1:0] Sec_addr [AMAX:AMI N]	Wd_cnt	001 b	DA[1:0] WBL [AMAX:0]	Pr_dat a [15:0]	001 b	DA[1:0] WBL [AMAX:0]	Pr_dat a [15:0]	-	-	-
PGCSSR_1_1	001b	DA[1:0] Sec_addr [AMAX:AMI N]	29h	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
RSWSSR_3_1	001b	DA[1:0] {[AMAX:12] 'bX} 555h	AAh	001 b	DA[1:0] {[AMAX:12] 'bX} 2AAh	55h	001 b	DA[1:0] {[AMAX:0] 'bX}	F0h	-	-	-	-	-	-	-	-	-	-	-	-
ASOEXT_1_1	001b	DA[1:0] {[AMAX:0] 'bX}	F0h	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
ASPENT_3_1	001b	DA[1:0] {[AMAX:12] 'bX} 555h	AAh	001 b	DA[1:0] {[AMAX:12] 'bX} 2AAh	55h	001 b	DA[1:0] {[AMAX:12] 'bX} 555h	40h	-	-	-	-	-	-	-	-	-	-	-	-
PGOASP_2_1	001b	DA[1:0] {[AMAX:0] 'bX}	A0h	001 b	DA[1:0] {[AMAX:0] 'bX}	Pr_data [15:0]	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-

Transaction table

Datasheet

256Mb/512Mb/1Gb SEMPER™ Flash HYPERBUS™ interface, 1.8V/3.0V

Infineon

Table 121 HYPERBUS[™] transaction cycles (Continued)

		Bus cycles			Bus cycles	;		Bus cycles			Bus cycles	;		Bus cycles	;		Bus cycles	;		Bus cycles	s
		First			Second			Third			Fourth			Fifth			Sixth			Seventh	
Transaction name	CA[47:45]	CA[44:0] Address	DQ[7:0] Data	CA[47:45]	CA[44:0] Address	DQ[7:0] Data	CA[47:45]	CA[44:0] Address	DQ[7:0] Data	CA[47:45]	CA[44:0] Address	DQ[7:0] Data	CA[47:45]	CA[44:0] Address	DQ[7:0] Data	CA[47:45]	CA[44:0] Address	DQ[7:0] Data	CA[47:45]	CA[44:0] Address	DQ[7:0] Data
RDOASP_1_1	101b	DA[1:0] {[AMAX:0] 'bX}	Rd_dat a [15:0]	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
ASOEXT_1_1	001b	DA[1:0] {[AMAX:0] 'bX}	F0h	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
PWDENT_3_1	001b	DA[1:0] {[AMAX:12] 'bX} 555h	AAh	001 b	DA[1:0] {[AMAX:12] 'bX} 2AAh	55h	001 b	DA[1:0] {[AMAX:12] 'bX} 555h	60h	-	-	-	-	-	-	-	-	-	-	-	-
PGNPWD_2_1	001b	DA[1:0] {[AMAX:0] 'bX}	A0h	001 b	DA[1:0] {[AMAX:2] 'bX} {PSWD Addr[1:0]}	P_PWD X [15:0]	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
RDNPWD_1_1	101b	DA[1:0] {[AMAX:2] 'bX} {PSWD Addr[1:0]}	Rd_dat a [15:0]	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
ULNPWD_7_1	001b	DA[1:0] {[AMAX:2] 'bX} {0h}	25h	001 b	DA[1:0] {[AMAX:2] 'bX} {0h}	03h	001 b	DA[1:0] {[AMAX:2] 'bX} {0h}	PWD0 [15:0]	001 b	DA[1:0] {[AMAX:2] 'bX} {1h}	PWD1 [31:16]	001 b	DA[1:0] {[AMAX:2] 'bX} {2h}	PWD2 [47:32]	001 b	DA[1:0] {[AMAX:2] 'bX} {3h}	PWD3 [63:48]	001 b	DA[1:0] {[AMAX:2] 'bX} {0h}	291
ASOEXT_1_1	001b	DA[1:0] {[AMAX:0] 'bX}	F0h	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
PPBENT_3_1	001b	DA[1:0] {[AMAX:12] 'bX} 555h	AAh	001 b	DA[1:0] {[AMAX:12] 'bX} 2AAh	55h	001 b	DA[1:0] {[AMAX:12] 'bX} 555h	C0h	-	-	-	-	-	-	-	-	-	-	-	-
PGNPPB_2_1	001b	DA[1:0] {[AMAX:0] 'bX}	A0h	001 b	DA[1:0] Sec_addr [AMAX:AMI N]	00h	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
ERNPPB_2_1	001b	DA[1:0] {[AMAX:0] 'bX}	80h	001 b	DA[1:0] {[AMAX:12] 'bX} 000h	30h	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
RSWPPB_3_1	001b	DA[1:0] {[AMAX:12] 'bX} 555h	AAh	001 b	DA[1:0] {[AMAX:12] 'bX} 2AAh	55h	001 b	DA[1:0] {[AMAX:0] 'bX}	F0h	-	-	-	-	-	-	-	-	-	-	-	-
RDNPPB_1_1	101b	DA[1:0] Sec_addr [AMAX:AMI N]	Rd_dat a [15:0]	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
PRTSTS_2_1	001b	DA[1:0] {[AMAX:0] 'bX}	60h	101 b	DA[1:0] Sec_addr [AMAX:AMI N]	Rd_dat a [15:0]	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
ASOEXT_1_1	001b	DA[1:0] {[AMAX:0] 'bX}	F0h	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-

256Mb/512Mb/1Gb SEMPER™ Flash HYPERBUS™ interface, 1.8V/3.0V Transaction table

Infineon

132 of 166

002-12337 Rev. *Y 2022-01-18

Table 121HYPERBUS™ transaction cycles (Continued)

Table 121	H	PERBUS	"" tran	Isaci	tion cycle	es (Co	ntini	uea)													
		Bus cycles			Bus cycles	5		Bus cycles	;		Bus cycles	5		Bus cycles			Bus cycles	5		Bus cycle	s
		First			Second			Third			Fourth			Fifth			Sixth			Seventh	
Transaction name	CA[47:45]	CA[44:0] Address	DQ[7:0] Data	CA[47:45]	CA[44:0] Address	DQ[7:0] Data	CA[47:45]	CA[44:0] Address	DQ[7:0] Data	CA[47:45]	CA[44:0] Address	DQ[7:0] Data	CA[47:45]	CA[44:0] Address	DQ[7:0] Data	CA[47:45]	CA[44:0] Address	DQ[7:0] Data	CA[47:45]	CA[44:0] Address	DQ[7:0] Data
PPLENT_3_1	001b	DA[1:0] {[AMAX:12] 'bX} 555h	AAh	001 b	DA[1:0] {[AMAX:12] 'bX} 2AAh	55h	001 b	DA[1:0] {[AMAX:12] 'bX} 555h	50h	-	-	-	-	-	-	-	-	-	-	-	-
CLVPPL_2_1	001b	DA[1:0] {[AMAX:0] 'bX}	A0h	001 b	DA[1:0] {[AMAX:0] 'bX}	00h	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
RDVPPL_1_1	101b	DA[1:0] {[AMAX:0] 'bX}	Rd_dat a [15:0]	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
ASOEXT_1_1	001b	DA[1:0] {[AMAX:0] 'bX}	F0h	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
DYBENT_3_1	001b	DA[1:0] {[AMAX:12] 'bX} 555h	AAh	001 b	DA[1:0] {[AMAX:12] 'bX} 2AAh	55h	001 b	DA[1:0] {[AMAX:12] 'bX} 555h	E0h	-	-	-	-	-	-	-	-	-	-	-	-
STVDYB_2_1	001b	DA[1:0] {[AMAX:0] 'bX}	A0h	001 b	DA[1:0] Sec_addr [AMAX:AMI N]	00h	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
CLVDYB_2_1	001b	DA[1:0] {[AMAX:0] 'bX}	A0h	001 b	DA[1:0] Sec_addr [AMAX:AMI N]	01h	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
RDVDYB_1_1	101b	DA[1:0] Sec_addr [AMAX:AMI N]	Rd_dat a [15:0]	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
PRTSTS_2_1	001b	DA[1:0] {[AMAX:0] 'bX}	60h	101 b	DA[1:0] Sec_addr [AMAX:AMI N]	Rd_dat a [15:0]	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
ASOEXT_1_1	001b	DA[1:0] {[AMAX:0] 'bX}	F0h	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
ECCENT_3_1	001b	DA[1:0] {[AMAX:12] 'bX} 555h	AAh	001 b	DA[1:0] {[AMAX:12] 'bX} 2AAh	55h	001 b	DA[1:0] {[AMAX:12] 'bX} 555h	75h	-	-	-	-	-	-	-	-	-	-	-	-
RDECST_1_1	101b	DA[1:0] RDA [AMAX:0]	Rd_dat a [15:0]	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
RDADTL_2_1	001b	DA[1:0] {[AMAX:0] 'bX}	60h	101 b	DA[1:0] {[AMAX:2] 'bX} {00b}	Rd_dat a0 [15:0]	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
RDADTU_2_1	001b	DA[1:0] {[AMAX:0] 'bX}	60h	101 b	DA[1:0] {[AMAX:2] 'bX} {01b}	Rd_dat a0 [15:0]	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
RDCONT_2_1	001b	DA[1:0] {[AMAX:0] 'bX}	60h	101 b	DA[1:0] {[AMAX:2] 'bX} {10b}	Rd_dat a0 [15:0]	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-

Transaction table

Infineon

133 of 166

002-12337 Rev. *Y 2022-01-18

Table 121 HYPERBUS™ transaction cycles (Continued)

Table 121	П	PERDUS	in tran	saci	cion cycle	:s (Col	nuni	ued)													
		Bus cycles			Bus cycles			Bus cycles			Bus cycles			Bus cycles			Bus cycles	5		Bus cycle	s
Transaction		First	-		Second			Third			Fourth			Fifth			Sixth			Seventh	-
Transaction name	CA[47:45]	CA[44:0] Address	DQ[7:0] Data	CA[47:45]	CA[44:0] Address	DQ[7:0] Data	CA[47:45]	CA[44:0] Address	DQ[7:0] Data	CA[47:45]	CA[44:0] Address	DQ[7:0] Data	CA[47:45]	CA[44:0] Address	DQ[7:0] Data	CA[47:45]	CA[44:0] Address	DQ[7:0] Data	CA[47:45]	CA[44:0] Address	DQ[7:0] Data
CLRECC_1_1	001b	DA[1:0] {[AMAX:0] 'bX}	50h	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
ASOEXT_1_1	001b	DA[1:0] {[AMAX:0] 'bX}	F0h	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
ICRCEN_3_1	001b	DA[1:0] {[AMAX:12] 'bX} 555h	AAh	001 b	DA[1:0] {[AMAX:12] 'bX} 2AAh	55h	001 b	DA[1:0] {[AMAX:12] 'bX} 555h	76h	-	-	-	-	-	-	-	-	-	-	-	-
RDICRC_1_1	101b	DA[1:0] {[AMAX:2] 'bX} {00b}	Rd_dat a0 [15:0]	101 b	DA[1:0] {[AMAX:2] 'bX} {01b}	Rd_dat a1 {31:16]	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
ASOEXT_1_1	001b	DA[1:0] {[AMAX:0] 'bX}	F0h	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
DICREN_3_1	001b	DA[1:0] {[AMAX:12] 'bX} 555h	AAh	001 b	DA[1:0] {[AMAX:12] 'bX} 2AAh	55h	001 b	DA[1:0] {[AMAX:12] 'bX} 555h	78h	-	-	-	_	-	-	-	-	-	-	-	-
LDSTAD_1_1	001b	DA[1:0] Sec_addr [AMAX:AMI N]	C3h	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
LDENAD_1_1	001b	DA[1:0] Sec_addr [AMAX:AMI N]	3Ch	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
SP_DIC_1_1	001b	DA[1:0] {[AMAX:0] 'bX}	C0	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
RDCMRY_1_1	101b	DA[1:0] RDA [AMAX:0]	Rd_dat a [15:0]	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
RS_DIC_1_1	001b	DA[1:0] {[AMAX:0] 'bX}	C1	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
RDDICL_2_1	001b	DA[1:0] {[AMAX:0] 'bX}	60h	101 b	DA[1:0] {[AMAX:2] 'bX} {00b}	Rd_dat a0 [15:0]	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
RDDICU_2_1	001b	DA[1:0] {[AMAX:0] 'bX}	60h	101 b	DA[1:0] {[AMAX:2] 'bX} {01b}	Rd_dat a0 [15:0]	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
ASOEXT_1_1	001b	DA[1:0] {[AMAX:0] 'bX}	F0h	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
ATBNEN_3_1	001b	DA[1:0] {[AMAX:12] 'bX} 555h	AAh	001 b	DA[1:0] {[AMAX:12] 'bX} 2AAh	55h	001 b	DA[1:0] {[AMAX:12] 'bX} 555h	14h	-	-	-	-	-	-	-	-	-	-	-	-

256Mb/512Mb/1Gb SEMPER™ Flash HYPERBUS™ interface, 1.8V/3.0V Transaction table

Infineon

134 of 166

002-12337 Rev. *Y 2022-01-18

Table 121HYPERBUS™ transaction cycles (Continued)

			tiun	Juci				ucuj													
		Bus cycles			Bus cycles	;		Bus cycles			Bus cycles			Bus cycles	;		Bus cycles	5		Bus cycle	S
		First			Second			Third	-		Fourth			Fifth	-		Sixth			Seventh	
Transaction name	CA[47:45]	CA[44:0] Address	DQ[7:0] Data	CA[47:45]	CA[44:0] Address	DQ[7:0] Data	CA[47:45]	CA[44:0] Address	DQ[7:0] Data	CA[47:45]	CA[44:0] Address	DQ[7:0] Data	CA[47:45]	CA[44:0] Address	DQ[7:0] Data	CA[47:45]	CA[44:0] Address	DQ[7:0] Data	CA[47:45]	CA[44:0] Address	DQ[7:0] Data
PGNATB_2_1	001b	DA[1:0] {[AMAX:0] 'bX}	A0h	001 b	DA[1:0] {[AMAX:1] 'bX} {AUTOBOO T Addr[0]}	P_AUT OBOOT X [15:0]	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
RDATBN_1_0	101b	DA[1:0] {[AMAX:2] 'bX} {00b}	Rd_dat a0 [15:0]	101 b	DA[1:0] {[AMAX:2] 'bX} {01b}	Rd_dat a1 {31:16]	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
ASOEXT_1_1	001b	DA[1:0] {[AMAX:0] 'bX}	F0h	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
SECTEN_3_1	001b	DA[1:0] {[AMAX:12] 'bX} 555h	AAh	001 b	DA[1:0] {[AMAX:12] 'bX} 2AAh	55h	001 b	DA[1:0] {[AMAX:12] 'bX} 555h	15h	-	-	-	-	-	-	-	-	-	-	-	-
LDSRAD_2_1	001b	DA[1:0] {[AMAX:0] 'bX}	A0h	001 b	DA[1:0] Sec_addr [AMAX:AMI N]	5Dh	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
RDSECV_1_0	101b	DA[1:0] {[AMAX:2] 'bX} {00b}	Rd_dat a0 [15:0]	101 b	DA[1:0] {[AMAX:2] 'bX} 01b}	Rd_dat a1 {31:16]	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
ASOEXT_1_1	001b	DA[1:0] {[AMAX:0] 'bX}	F0h	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
ENX_EN_3_1	001b	DA[1:0] {[AMAX:12] 'bX} 555h	AAh	001 b	DA[1:0] {[AMAX:12] 'bX} 2AAh	55h	001 b	DA[1:0] {[AMAX:12] 'bX} 555h	16h	-	-	-	-	-	-	-	-	-	-	-	-
PGOENX_2_1	001b	DA[1:0] {[AMAX:0] 'bX}	A0h	001 b	DA[1:0] {[AMAX:3] 'b0} Pointer Addr[2:0]	Pr_data X [15:0]	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
RDOENX_1_1	101b	DA[1:0] {[AMAX:3] 'b0} Pointer Addr[2:0]	Rd_dat a {15:0]	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
ASOEXT_1_1	001b	DA[1:0] {[AMAX:0] 'bX}	F0h	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-

Infineon

Transaction table

135 of 166

Datasheet

002-12337 Rev. *Y 2022-01-18

Command Definitions Legend

X = Don't care

RA = Address of the memory to be read

- RD = Data read from location RA during read operation
- PA = Address of the memory location to be programmed
- PD = Data to be programmed at location PA
- SA = Address of the sector selected. Address bits A_{MAX}-A17 for 256KB sectors and A_{MAX}-A11 for 4KB parameter sectors uniquely select any sector.
- WBL = Write Buffer Location. The address must be within the same Line.
- WC = Word Count is the number of write buffer locations to load minus 1.
- PWAx = Password address for word0 = 00h, word1 = 01h, word2 = 02h, and word3 = 03h
- PWDx = Password data word0, word1, word2, and word3
- EFPRx = Infineon[®] Endurance Flex architecture pointer address registers 0, 1, 2, 3, 4
- DA = Die Address (DA[1:0] = 00b for all the devices)

Notes

- 35. All values are in hexadecimal. All addresses reference 16-bit words.
- 36. Except for the following, all bus cycles are write cycle: read cycle during Read, ID Read (Manufacturing ID / Device ID), Indicator Bits, SSR Read, SSR Lock Read, and 2nd cycle of Status Register Read.
- Data bits DQ15-DQ8 are 'don't care' in command sequences, except for RD, PD, WC and PWD.
 Address bits A_{MAX}-A11 are 'don't care' for unlock and command cycles, unless SA or PA required. (A_{MAX} is the Highest Address pin.)
- Xo unlock or command cycles required when reading array data.
 The Reset command is required to return to reading array data when device is in ID-SFDP (Autoselect) mode.
 Command is valid when device is ready to read array data or when device is in ID-SFDP mode.
- 42. The system can read and program / program suspend in non-erasing sectors, or enter the ID-SFDP ASO, when in the Erase Suspend mode. The Erase Suspend command is valid only during a sector erase operation.
- 43. The Erase Resume / Program Resume command is valid only during the Erase Suspend / Program Suspend modes.
- 44. Issue this command sequence to return to READ mode after detecting device is in a Write-to-Buffer-Abort state. Note that the full command sequence is required if resetting out of ABORT. 45. The Exit command returns the device to reading the array.
- 46. For PWDx, only one portion of the password can be programmed per each 'A0' command. Portions of the password must be programmed in sequential order (PWD0-PWD3).
- 47. All ASP Register bits are OTP. The program state = 0 and the erase state = 1. Both the Persistent Protection Mode Lock Bit and the Password Protection Mode Lock Bit cannot be programmed at the same time or the ASPR Register Bits Program operation aborts and returns the device to Read mode. ASPR Register bits that are reserved for future use are undefined and may be 0's or 1's.
- 48. If any of the Entry commands was issued, an Exit command must be issued to reset the device into Read mode.
 49. Bit 0 = 0 indicates the Protected State, Bit 0 = 1 indicates the Unprotected State Bits 1 through 15 are all 0s for Protected and all 1s for Unprotected. The sector address for DYB ergram command may be any location within the sector; the lower order bits of the sector address are "don't care". Note that PPB Program command gets aborted if bits 1 through 15 are not all 0s.
- 50. Data out during a Register Read transaction is only valid during the first word output by the device. Subsequent data values output if CK/CK# continue to toggle while CS# remains Low are undefined. 51. Data out during a SA Protection Status Read indicates whether the indicated sector is protected in bits 0-2.
- Bit 0 Indicates whether the indicated sector is protected (0 = protected, 1 = unprotected). Bit 1 Protected using the sector's DYB bit (0 = protected, 1 = unprotected). Bit 2 Protected using the sector's PPB bit (0 = protected, 1 = unprotected).
- Bits 3 through 15 are all 1s.
- 52. The smaller parameter-sectors need to include A[16:11] as part of the address identifying the target parameter-sector during erase and program command sequences. 53. Reset / ASO Exit behavior
- 54. Clears SR0[5,4,3,1,0] when the device not busy or in the middle of a command sequence. Clears SR0[5,4,3,1,0] when the device not busy or in an ASO.
- 55. The device will return to Standby mode once CS# goes HIGH if an illegal command sequence is entered
- 56. Reset, ASO Exit, Status Register Read and Status Register Clear commands are globally applicable in all ASOs.
- 57. Wrap feature is not available in AutoBoot mode when Reading from the merory array.
 58. Programming Power-On-Reset Timer Register and Nonvolatile Configuration registers should never be suspended. Suspending will produce indeterminate results and a hardware reset will be required to return to standby mode.
 59. Enter SPI mode command sequence must be followed by a Read Any Register command (RDAR) in SPI mode for proper transitioning from HYPERBUS™
- to SPI interfaces.

infineon

Legacy (x1) SPI transaction table

Table 122SPI (1S-1S-1S) transaction table

Function	Transaction name	Description	Prerequisite transaction	Byte1 (Hex)	Byte 2 (Hex)	Byte 3 (Hex)	Byte 4 (Hex)	Byte 5 (Hex)	Byte6 (Hex)	Byte7 (Hex)	Byte8 (Hex)	Byte 9 (Hex)	Transaction format	Max frequency (MHz)	Address length
	RDIDN_0_0	Read manufacturer and device identification transaction provides read access to manufacturer and device identification.	-	9F (CMD)	-	-	-	-	-	-	-	-	Figure 10	166	N/A
Read Device ID	RSFDP_3_0	Read JEDEC Serial Flash Discoverable Parameters trans- action sequentially accesses the Serial Flash Discovery Param- eters (SFDP).	-	5A (CMD)	00 (ADDR)	00 (ADDR)	00 (ADDR)	-	-	-	-	-	Figure 11	156	3
	RDUID_0_0	Read Unique ID accesses a factory programmed 64-bit number which is unique to each device.	-	4C (CMD)	-	-	-	-	-	-	-	-			
	RDSR1_0_0	Read Status Register 1 transaction allows the Status Register 1 contents to be read from DQ1/SO.	-	05 (CMD)	-	-	-	-	-	-	-	-	Figure 10		N/A
	RDSR2_0_0	Read Status Register-2 transaction allows the Status Register-2 contents to be read from DQ1/SO.	-	07 (CMD)	-	-	-	-	-	-	-	-			
		Read Any Register transaction provides a way to read all	-	65	ADDR [23:16]	ADDR [15:8]	ADDR [7:0]	-	-	-	-	-			3
	RDARG_C_0	addressed nonvolatile and volatile device registers.	-	(CMD)	ADDR [31:24]	ADDR [23:16]	ADDR [15:8]	ADDR [7:0]	-	-	-	-	Figure 11		4
Register	WRENB_0_0	Write Enable sets the Write Enable Latch bit of the Status Register 1 to 1 to enable write, program, and erase transac- tions.	-	06 (CMD)	-	-	-	-	-	-	-	-	Figure F		NI / A
Access	WRDIS_0_0	Write Disable sets the Write Enable Latch bit of the Status Register 1 to 0 to disable write, program, and erase transactions execution.	-	04 (CMD)	-	-	-	-	-	-	-	-	Figure 5		N/A
		Write Any Desister transaction provides a year to write all		71	ADDR [23:16]	ADDR [15:8]	ADDR [7:0]	Input Data [7:0]	-	-	-	-		166	3
	WRARG_C_1	Write Any Register transaction provides a way to write all addressed Nonvolatile and Volatile Device registers.	WRENB_0_0	(CMD)	ADDR [31:24]	ADDR [23:16]	ADDR [15:8]	ADDR [7:0]	Input Data [7:0]	-	-	-	Figure 8		4
	CLPEF_0_0	Clear Program and Erase Failure Flags transaction resets STR1V[5] (Erase failure flag) and STR1V[6] (Program failure flag).	-	82 (CMD)	-	-	-	-	-	-	-	-	Figure 5		N/A
	RDECC_4_0	Read ECC Status is used to determine the ECC status of the addressed data unit.	-	19 (CMD)	ADDR [31:24]	ADDR [23:16]	ADDR [15:8]	ADDR [7:0]	-	-	-	-	Figure 11		4
ECC	CLECC_0_0	Clear ECC Status Register transaction resets ECC Status Register bit[4] (2-bit ECC Detection), ECC Status Register bit[3] (1-bit ECC Correction), Address Trap Register, and ECC Detection Counter.	-	1B (CMD)	-	-	-	-	-	-	-	-	Figure 5		N/A
CRC	DICHK_4_1	Data Integrity Check transaction causes the device to perform a Data Integrity Check over a user defined address range.	-	5B (CMD)	Start ADDR [31:24]	Start ADDR [23:16]	Start ADDR [15:8]	Start ADDR [7:0]	End ADDR [31:24]	End ADDR [23:16]	End ADDR [15:8]	End ADDR [7:0]	Figure 7		4

256Mb/512Mb/1Gb SEMPER[™] Flash

Datasheet

6.2

Table 122 SPI (1S-1S-1S) transaction table (Continued)

Function	Transaction name	Description	Prerequisite transaction	Byte1 (Hex)	Byte 2 (Hex)	Byte 3 (Hex)	Byte 4 (Hex)	Byte 5 (Hex)	Byte6 (Hex)	Byte 7 (Hex)	Byte8 (Hex)	Byte 9 (Hex)	Transaction format	Max frequency (MHz)	Address length
	RDAY1_C_0		-	03	ADDR [23:16]	ADDR [15:8]	ADDR [7:0]	-	-	-	-	-			3
	KDATI_C_0	Read transaction reads out the memory contents at the given address. The maximum CK frequency for this transaction is 50MHz frequency.	-	(CMD)	ADDR [31:24]	ADDR [23:16]	ADDR [15:8]	ADDR [7:0]	-	-	-	-	Figure 12	50	
Read Flash Array	RDAY1_4_0		-	13 (CMD)	ADDR [31:24]	ADDR [23:16]	ADDR [15:8]	ADDR [7:0]	-	-	-	-			4
,		Read Fast transaction reads out the memory contents starting	-	0B	ADDR [23:16]	ADDR [15:8]	ADDR [7:0]	-	-	-	-	-			3
	RDAY2_C_0	at the given address.	-	(CMD)	ADDR [31:24]	ADDR [23:16]	ADDR [15:8]	ADDR [7:0]	-	-	-	-	Figure 11		4
Program Flash Array	PRPGE_4_1	Program Page programs 256B or 512B data to the memory array in one transaction.	WRENB_0_0	12 (CMD)	ADDR [31:24]	ADDR [23:16]	ADDR [15:8]	ADDR [7:0]	Input Data 1 [7:0]	Input Data 2 [7:0]	(Conti nue)	-	Figure 8		
	ER004_4_0	Erase 4-KB Sector transaction sets all the bits of a 4KB sector to 1 (all bytes are FFh).	WRENB_0_0	21 (CMD)	ADDR [31:24]	ADDR [23:16]	ADDR [15:8]	ADDR [7:0]	-	-	-	-			4
	ER256_4_0	Erase 256-KB Sector transaction sets all the bits of a 256KB sector to 1 (all bytes are FFh).	WRENB_0_0	DC (CMD)	ADDR [31:24]	ADDR [23:16]	ADDR [15:8]	ADDR [7:0]	-	-	-	-	Figure 6		
Erase Flash	ERCHP_0_0	Erase Chip transaction sets all bits to 1 (all bytes are FFh) inside the entire flash memory array.	WRENB_0_0	60 or C7 (CMD)	-	-	-	-	-	-	-	-	Figure 5		N/A
Array	EVERS_4_0	Evaluate Erase Status transaction verifies that the last erase operation on the addressed sector was completed successfully.	-	D0 (CMD)	ADDR [31:24]	ADDR [23:16]	ADDR [15:8]	ADDR [7:0]	-	-	-	-	Firmer	166	
	SEERC_4_0	Sector Erase Count transaction outputs the number of erase cycles for the sector of the inputed address from the Sector Erase Count Register.	-	5D (CMD)	ADDR [31:24]	ADDR [23:16]	ADDR [15:8]	ADDR [7:0]	-	-	-	-	Figure 6		4
Suspend /	SPEPD_0_0	Suspend Erase / Program / Data Integrity Check transaction allows the system to interrupt a programming, erase or data integrity check operation.	-	B0 (CMD)	-	-	-	-	-	-	-	-			
Resume	RSEPD_0_0	Resume Erase / Program / Data Integrity Check transaction allows the system to resume a programming, erase or data integrity check operation.	-	7A (CMD)	-	-	-	-	-	-	-	-	Figure 5		N/A
Secure Silicon	PRSSR_4_1	Program SSR transaction programs data in 1024 bytes of SSR.	WRENB_0_0	42 (CMD)	ADDR [31:24]	ADDR [23:16]	ADDR [15:8]	ADDR [7:0]	Input Data 1 [7:0]	Input Data 2 [7:0]	(Conti nue)	-	Figure 8		4
Region	RDSSR_4_0	Read SSR transaction reads data from the SSR.	-	4B (CMD)	ADDR [31:24]	ADDR [23:16]	ADDR [15:8]	ADDR [7:0]	-	-	-	-	Figure 11		

Infineon

Transaction table

HYPERBUS™ interface, 1.8V/3.0V

256Mb/512Mb/1Gb SEMPER[™] Flash

Function	Transaction name	Description	Prerequisite transaction	Byte 1 (Hex)	Byte 2 (Hex)	Byte 3 (Hex)	Byte 4 (Hex)	Byte 5 (Hex)	Byte6 (Hex)	Byte 7 (Hex)	Byte 8 (Hex)	Byte 9 (Hex)	Transaction format	Max frequency (MHz)	
	RDDYB_4_0	Read Dynamic Protection Bit transaction reads the contents of the DYB Access Register.	-	E0 (CMD)	ADDR [31:24]	ADDR [23:16]	ADDR [15:8]	ADDR [7:0]	-	-	-	-	Figure 11		Ì
	WRDYB_4_1	Write Dynamic Protection Bit transaction writes to the DYB Access Register.	WRENB_0_0	E1 (CMD)	ADDR [31:24]	ADDR [23:16]	ADDR [15:8]	ADDR [7:0]	Input Data 1 [7:0]	Input Data 2 [7:0]	(Conti nue)	-	Figure 8		
	RDPPB_4_0	Read Persistent Protection Bit transaction reads the contents of the PPB Access Register.	-	E2 (CMD)	ADDR [31:24]	ADDR [23:16]	ADDR [15:8]	ADDR [7:0]	-	-	-	-	Figure 11		
	PRPPB_4_0	Program Persistent Protection Bit transaction programs / writes the PPB Register to enable the sector protection.	WRENB_0_0	E3 (CMD)	ADDR [31:24]	ADDR [23:16]	ADDR [15:8]	ADDR [7:0]	-	-	-	-	Figure 6		
Advanced Sector Protectio	ERPPB_0_0	Erase Persistent Protection Bit transaction sets all persistent protection bits to 1.	WRENB_0_0	E4 (CMD)	-	-	-	-	-	-	-	-	Figure F		
n	WRPLB_0_0	Write PPB Protection Lock Bit transaction clears the PPB Lock to 0.	WRENB_0_0	A6 (CMD)	-	-	-	-	-	-	-	-	Figure 5		
	RDPLB_0_0	Read Password Protection Mode Lock Bit transaction shifts out the 8-bit PPB Lock Register contents with MSb first.	-	A7 (CMD)	-	-	-	-	-	-	-	-	Figure 10	166	
	PWDUL_0_1	Password Unlock transaction sends the 64-bit password to flash device. If the supplied password does not match the hidden password in the Password Register, the device is locked and only a hardware reset or POR will return the device to standby state, ready for new transactions such as a retry of the PWDUL_0_1. If the password does match, the PPB Lock bit is set to 1.	-	E9 (CMD)	Passwor d [7:0]	Passwor d [15:8]	Passwor d [23:16]	Passwor d [31:24]	Passw ord [39:32]	Passw ord [47:40]	Passw ord [55:48]	Passw ord [63:56]	Figure 9		
	SRSTE_0_0	Software Reset Enable command is required immediately before a SFRST_0_0 transaction.	-	66 (CMD)	-	-	-	-	-	-	-	-			
Reset	SFRST_0_0	Software Reset transaction restores the device to its initial power up state, by reloading Volatile registers from nonvolatile default values.	SRSTE_0_0	99 (CMD)	-	-	-	-	-	-	-	-	Figure 5		
Deep Power Down	ENDPD_0_0	Enter Deep Power Down Mode transaction shifts device in the lowest power consumption mode.	-	B9 (CMD)	-	-	-	-	-	-	-	-			

Table 122 SPI (1S-1S-1S) transaction table (Continued)

Transaction table

Address length

4

N/A





Electrical characteristics 7

7.1 Absolute maximum ratings^[62]

Storage temperature plastic packages	65°C to +150°C
Ambient temperature with power Applied	65°C to +125°C
V _{CC} (HL-T)	0.5V to +4.0V
V _{CC} (HS-T)	–0.5V to +2.5V
Input voltage with respect to Ground (V _{SS}) ^[60]	–0.5V to V _{CC} + 0.5V
Output short circuit current ^[61]	100mA

7.2 **Operating range**

Operating ranges define those limits between which the functionality of the device is guaranteed.

7.2.1 **Power supply voltages**

V _{CC} / V _{CCQ} (HL-T devices)	
V _{CC} / V _{CCQ} (HS-T devices)	. 1.7V to 2.0V

7.2.2 **Temperature ranges**

Table 123 **Temperature ranges**

Parameter	Symbol	Devices Spec			Unit	
Parameter	Symbol	Devices	Min	Мах		
		Industrial / Automotive AEC-Q100 Grade 3		+85		
Ambient Temperature	T _A	Industrial Plus / Automotive AEC-Q100 Grade 2 ^[63]	-40	+105	°C	
		Automotive AEC-Q100 Grade 1 ^[63]		+125		

7.3 **Thermal resistance**

Table 124 Thermal resistance

Parameter	Description	Test condition	Device	24-ball BGA	Unit		
			256T	35.3			
Theta JA	Thermal Resistance (Junction to ambient)		512T	34.5	°C/W		
	(,		01GT	37	1		
		Test conditions follow standard test methods and procedures for	256T	19	°C/W		
Theta JB	Thermal Resistance (Junction to board)	measuring thermal impedance in accordance with EIA/JESD51. With Still Air (0 m/s)	512T	14.5			
	()		01GT	9.7			
Theta JC	Thermal Resistance (Junction to case)		256T	11			
			512T	5.4	°C/W		
			01GT	7.5			

Notes

- 60. See **Section 7.6.1 Input signal overshoot on page 141** for allowed maximums during signal transition. 61. No more than one output may be shorted to ground at a time. Duration of the short circuit should not be greater than one second.
- 62. Stresse above those listed under Section 7.1 Absolute maximum ratings[62] on page 140 may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational sections of this datasheet is
- not implied. Exposure of the device to absolute maximum rating conditions for extended periods may affect device reliability. 63. Industrial Plus, Automotive Grade-2 and Automotive Grade-1 operating and performance parameters will be determined by device characterization and may vary from standard industrial or Automotive Grade-3 temperature range devices as currently shown in this specification.



7.4 Capacitance characteristics

Table 125 Capacitance

Symbol	Parameter	Test conditions	Тур	Мах	Unit	
C _{IN}	Input Capacitance (applies to CK, CS#, RESET#)	1MHz	3.0	7.50	pF	
C _{OUT}	Output Capacitance (applies to All I/O)	1MHZ	6.50	7.50		

7.5 Latchup characteristics

Table 126Latchup specification[64]

Description	Min	Мах	Unit
Input voltage with respect to V _{SSQ} on all input only connections	-1.0	V 10	M
Input voltage with respect to V _{SSQ} on all I/O connections	-1.0	V _{CCQ} + 1.0	v
V _{CCQ} Current	-100	+100	mA

7.6 DC characteristics

7.6.1 Input signal overshoot

During DC conditions, input or I/O signals should remain equal to or between V_{SSQ} and V_{CCQ}. During voltage transitions, inputs or I/Os may overshoot V_{SSQ} to -1.0 V or overshoot to V_{CCQ} +1.0 V, for periods up to 20 ns.



Figure 52 Maximum negative overshoot waveform



Figure 53 Maximum positive overshoot waveform



DC characteristics (All temperature ranges) 7.6.2

Table 127 DC characteristics^[65, 66]

Symbol	Parameter	Test conditions	Min	Тур	Мах	Unit	Reference Figure
V _{IL}	Input Low Voltage (all V _{CC})	_	$V_{CCQ} \times -0.15$	-	$V_{CCQ} \times 0.35$		-
V _{IH}	Input High Voltage (all V _{CC})	-	$V_{CCQ} \times 0.65$	-	$V_{CCQ} imes 1.15$	v	-
V _{OL}	Output Low Voltage (all V _{CC})	At 0.1mA		-	0.2	v	-
V _{OH}	Output High Voltage (all V _{CC})	At –0.1mA	V _{CCQ} - 0.20	-			-
		$V_{CC} = V_{CC} Max, V_{IN} = V_{IH} or$ $V_{SS},$ $CS# = V_{IH}, 85^{\circ}C$	-	_	±2		
I _{LI}	Input Leakage Current	$V_{CC} = V_{CC} Max, V_{IN} = V_{IH} or$ $V_{SS},$ $CS# = V_{IH}, 105°C$	-	_	±3		-
		$V_{CC} = V_{CC} Max, V_{IN} = V_{IH} or$ $V_{SS},$ $CS# = V_{IH}, 125°C$	_	-	±4	μΑ	
		$V_{CC} = V_{CC} Max, V_{IN} = V_{IH} or$ $V_{SS},$ $CS# = V_{IH}, 85°C$	-	-	±2	μΑ	-
I _{LO}	Output Leakage Current	$V_{CC} = V_{CC} Max, V_{IN} = V_{IH} or$ $V_{SS},$ $CS# = V_{IH}, 105°C$	-	-	±3		
		$V_{CC} = V_{CC} Max, V_{IN} = V_{IH} or$ $V_{SS},$ $CS# = V_{IH}, 125°C$	-	-	±4		
	Active Power Supply Current (READ) ^[67]	SDR @ 50MHz (HL256T / HS256T) (HL512T / HS512T) (HL01GT / HS01GT)	_	14/18 10/10 18/14	25 / 25 21 / 18 25 / 25		
		SDR @ 166MHz (HL256T / HS256T) (HL512T / HS512T) (HL01GT / HS01GT)	-	53 / 53 75 / 75 75 / 80	69 / 72 100 / 100 100 / 100		
I _{CC1}		DDR @ 166MHz (HL256T / HS256T) (HL512T / HS512T) (HL01GT / HS01GT)	-	75 / 75 75 / 75 75 / 80	130 / 150 130 / 150 130 / 168		
		DDR @ 200MHz (HS256T) (HS512T) (HS01GT)	-	156 156 156	173 173 198	mA	-
I _{CC2}	Active Power Supply Current (Page Program) (256T / 512T / 01GT)	V _{CC} = V _{CC} Max, CS# = V _{IH}	-	50	58 / 58 / 66		
I _{CC3}	Active Power Supply Current (Write Any Register) (256T / 512T / 01GT)	V _{CC} = V _{CC} Max, CS# = V _{IH}	-	50	55 / 55 / 66		
I _{CC4}	Active Power Supply Current (Sector Erase) (256T / 512T / 01GT)	V _{CC} = V _{CC} Max, CS# = V _{IH}	-	50	55 / 55 / 66		
I _{CC5}	Active Power Supply Current (Chip Erase) (256T / 512T / 01GT)	$V_{CC} = V_{CC} Max, CS = V_{IH}$	-	50	55 / 55 / 66		

 Notes

 65. Typical values are at T_{AI} = 25 °C and V_{CC} = 1.8V/3.0V.

 66. The recommended pull-up resistor for the INT# outputs is 5kΩ to 10kΩ.

 67. Outputs unconnected during read data return. Output switching current is not included.



DC characteristics^[65, 66] (Continued) Table 127

Symbol	Parameter	Test conditions	Min	Тур	Мах	Unit	Reference Figure	
		RESET#, CS# = V _{CCQ} ; All I/Os = V _{CCQ} or V _{SSQ} , 85°C	-		160/113/ 160			
	Standby Current (HS256T / HS512T / HS01GT)	RESET#, CS# = V _{CCQ} ; All I/Os = V _{CCQ} or V _{SSQ} , 105°C	-	11	320 / 188 / 320			
		RESET#, CS# = V _{CCQ} ; All I/Os = V _{CCQ} or V _{SSQ} , 125°C	_		650 / 340 / 650			
I _{SB}		RESET#, CS# = V _{CCQ} ; All I/Os = V _{CCQ} or V _{SSQ} , 85°C	-		160 / 126 / 160	μΑ		
	Standby Current (HL256T / HL512T / HL01GT)	RESET#, CS# = V _{CCQ} ; All I/Os = V _{CCQ} or V _{SSQ} , 105°C	_	14	320 / 188 / 320			
		RESET#, CS# = V _{CCQ} ; All I/Os = V _{CCQ} or V _{SSQ} , 125°C	_		490 / 340 / 490			
		RESET#, CS# = V_{CCQ} ; All I/Os = V_{CCQ} or V_{SSQ} , 85°C	-		24 / 18 / 24		-	
	DPD Current (HS256T / HS512T / HS01GT)	RESET#, CS# = V _{CCQ} ; All I/Os = V _{CCQ} or V _{SSQ} , 105°C	-	1.3	26 / 18 / 26	- μA		
		RESET#, CS# = V _{CCQ} ; All I/Os = V _{CCQ} or V _{SSQ} , 125°C	_		80/31/80			
I _{DPD}	DPD Current (HL256T / HL512T / HL01GT)	RESET#, CS# = V _{CCQ} ; All I/Os = V _{CCQ} or V _{SSQ} , 85°C	-	2.2	26 / 18 / 26			
		RESET#, CS# = V _{CCQ} ; All I/Os = V _{CCQ} or V _{SSQ} , 105°C	_		26 / 18 / 26			
		RESET#, CS# = V _{CCQ} ; All I/Os = V _{CCQ} or V _{SSQ} , 125°C	-		52 / 31 / 52			
I _{POR}	POR Current	RESET#, CS# = V _{CCQ} ; All I/Os = V _{CCQ} or V _{SSQ}	-	-	80	mA		
Power Up / I	Power Down Voltage				·			
M (min)	V _{CC} (minimum operation voltage, HL-T)	-	2.7	-	-		Figure 47 /	
V _{CC} (min)	V _{CC} (minimum operation voltage, HS-T)	-	1.7	-	-		Figure 48	
V _{CC} (cut-off)	V _{CC} (cut off where re-initial- ization is needed, HL-T)	-	2.4	-	-	v		
	V _{CC} (cut off where re-initial- ization is needed, HS-T)	-	1.55	-	-		Eiguro 49	
	V _{CC} (low voltage for initialization to occur, HL-T)	-	0.7	-	-		Figure 48	
V _{CC} (Low)	V _{CC} (Low voltage for initialization to occur, HS-T)	-	0.7	-	-			

Notes

65. Typical values are at T_{AI} = 25 °C and V_{CC} = 1.8V/3.0V.
 66. The recommended pull-up resistor for the INT# outputs is 5kΩ to 10kΩ.
 67. Outputs unconnected during read data return. Output switching current is not included.



AC test conditions 7.7



Figure 54 **Test setup**

Table 128 AC measurement conditions^[69]

Parameter	Min	Мах	Unit	Reference Figure	
Load Capacitance (C _L)	-	15	pF	Figure 54	
Input Pulse Voltage	0	V _{CCQ}	V	Figure 56	
CK Rise (t_{CRT1}) and Fall (t_{CFT1}) Slew Rates at 200MHz (HS-T) ^[68]	1.13	-		5 1-11-11-11-11-11-11-11-11-11-11-11-11-1	
CK Rise (t_{CRT2}) and Fall (t_{CFT2}) Slew Rates at 166MHz (HL-T) ^[68]	1.72	-		Figure 59	
Data Rise (t _{DRT1}) and Fall (t _{DFT1}) Slew Rates at 200MHz (HS-T) ^[68]	1.13	-	V/ns		
Data Rise (t _{DRT2}) and Fall (t _{DFT2}) Slew Rates at 166MHz (HL-T) ^[68] 1.72		-		Figure FC	
V _{IL(ac)}	$-0.30 \times V_{CCQ}$	$0.30 \times V_{CCQ}$		Figure 56	
V _{IH(ac)}	$0.7 \times V_{CCQ}$	$1.30\times V_{CCQ}$			
V _{OH(ac)}	$0.75 \times V_{CCQ}$	-	v		
V _{OL(ac)}	-	- $0.25 \times V_{CCQ}$		Figure 57 / Figure 58	
Input Timing Ref Voltage	$0.5 imes V_{CC}$		7	Figure 56	
Output Timing Ref Voltage	0.5	× V _{CC}		Figure 57 / Figure 58	

Notes

68. Input slew rate measured from input pulse min to max at V_{CC} max.
69. AC characteristics tables assume clock and data signals have the same slew rate (slope).


Timing characteristics

8 Timing characteristics

Table 129Timing characteristics

Symbol	Parameter	Min	Тур	Мах	Unit	Reference figure
HYPERBUS [®]	M					
f	CK Clock Frequency for HYPERBUS™ mode transactions using DS (HS-T)	0	-	200	MHz	
f _{CK}	CK Clock Frequency for HYPERBUS™ mode transactions using DS (HL-T)	0	-	166	МПZ	_
р _{СК}	CK Clock Period	1/f _{CK}	-	∞		Figure 56
t _{CH}	Clock High Time	4E0/ p	-	EE0/4 p		Figure 59
t _{CL}	Clock Low Time	45% р _{СК}	I	55% р _{СК}		Figure 55
	CS# High Time (Read transactions)	7.5	I	-		
t _{CS}	CS# High Time (CRC ASO: including ASO entry and exit Config- uration Register Load Program)	50	-	-		
t _{CSS}	CS# Active Setup Time (relative to CK)	4	-	-		
t _{CSH0}	CS# Active Hold Time (relative to CK in Mode 0)	4	I	-		Figure 62
+	HS-T Data Setup Time (all V _{CC})	0.5	I	-		_
t _{SU}	HL-T Data Setup Time (all V _{CC})	0.6	-	-		
+	HL-T Data Hold Time (all V _{CC})	0.6	-	-		
t _{HD}	HS-T Data Hold Time (all V _{CC})	0.5	-	-	ns	
t _v ^[71]	Clock Low to Output Valid (15pF Loading) (HS-T)	2	-	5.45		
ιγ ^ε	Clock Low to Output Valid (15pF Loading) (HL-T)	2	-	7.25		
+	DS Valid (HS-T)	-	I	5.45		Figure 63
t _{CKDS}	DS Valid (HL-T)	-	-	7.25		Figure 65
t _{DSS} ^[72]	DS transition to Data Valid	-0.4	-	0.4		
t _{DSH} ^[72]	DS transition to Data Invalid	-0.4	-	0.4		
t _{DIS} ^[70]	CS# Inactive to Output Disable Time (HS-T)	-	-	6.00		
DIS	CS# Inactive to Output Disable Time (HL-T)	-	-	7.50		Figure 63
+	CS# Inactive to DS Disable Time (HS-T)	-	-	6.00		Figure 65
t _{DSZ}	CS# Inactive to DS Disable Time (HL-T)	-	-	7.50		
t _{IO_SKEW} ^[72]	Data Skew (First Data Bit to Last Data Bit)	-	-	0.4		-
SPI SDR						
f _{CK}	CK Clock Frequency	0	-	166	MHz	-
р _{СК}	CK Clock Period	1/ f _{CK}	-	∞		Figure 56
t _{CH}	Clock High Time	45% р _{СК}	-	55% p _{CK}		Figure 50
t _{CL}	Clock Low Time	45% р _{СК}	-	55% p _{CK}	20	Figure 59
	CS# High Time (Read transactions)	10	-	-	ns	
t _{cs}	CS# High Time Between Transactions (aborted commands)	20	-	-		Figure 60 / Figure 61
	CS# High Time (Program / Erase transactions)	50	-	-		



Table 129 Timing characteristics^[70] (Continued)

Symbol	Parameter	Min	Тур	Мах	Unit	Reference figure
-	CS# Active Setup Time relative to CK ($f_{CK} \le 50$ MHz / f_{CK} >	5/4				figure
t _{CSS}	50MHz)	5/4	-	-		Figure 60
t _{CSH0}	CS# Active Hold Time (relative to CK in Mode 0)	4	-	-		
t _{CSH3}	CS# Active Hold Time (relative to CK in Mode 3)	6	-	-		
t _{SU}	Data Setup Time (all V _{CC}) (f _{CK} \leq 50MHz / f _{CK} > 50MHz)	5 / 2	-	-		Figure 60
t _{HD}	Data Hold Time (all V _{CC}) (f _{CK} \leq 50MHz / f _{CK} > 50MHz)	5 / 2	-	-		
	Clock Low to Output Valid (15pF Loading, 3.0V $-$ 3.6V, 30 Ω Output Impedance) (HL-T)	2	-	6.5	ns	
	Clock Low to Output Valid (30pF Loading) (HS-T)	2	-	8	115	
t _V	Clock Low to Output Valid (30pF Loading) (HL-T)	2	-	9		
	Clock Low to Output Valid (15pF Loading) (HS-T)	2	-	6		Figure 61
	Clock Low to Output Valid (15pF Loading) (HL-T)	2	-	8		
t _{HO}	Output Hold Time	1.5	-	-		
	Output Disable Time (HS-T)	-	-	6		
t _{DIS}	Output Disable Time (HL-T)	-	-	7.50		
Power Up / I	Power Down Timing			1 1		
t _{PU}	V _{CC} (min) to Read operation (HL256T / HS256T) (HL512T / HS512T) (HL01GT / HS01GT)	_	-	550 / 600 450 / 500 500 / 500	μs	Figure 47
t _{PD}	V _{CC} (Low) time	25	-	-		Figure 48
t _{VR} ^[79]	V _{CC} / V _{CC} Q Power Up ramp rate	1	-	-		Figure 49
t _{VF}	$V_{CC} / V_{CC} Q$ Power Down ramp rate	30	-	_	μs/V	Figure 64
	Down Mode Timing	. <u> </u>	ļ	++		
t _{entdpd} ^[79]	Time to Enter DPD mode	-	-	3		-
t _{extdpd}	Time to Exit DPD mode (HL256T / HS256T) (HL512T / HS512T) (HL01GT / HS01GT)	_	-	520 / 570 380 / 430 430 / 430	μs	Figure 46
t _{CSDPD}	Chip Select Pulse Width to Exit DPD	0.02	-	3		
Reset Timin	g ^[74, 75]			1 1		
t _{RS}	Reset Setup - RESET# High before CS# Low	50	-	-	ns	
t _{RH}	Reset Pulse Hold - RESET# Low to CS# Low (HL256T / HS256T) (HL512T / HS512T) (HL01GT / HS01GT)	550 / 600 450 / 500 500 / 500	-	-	μs	Figure 39
t _{RP}	RESET# Pulse Width	200	-	-	ns	
t _{SR}	Internal Device Reset from Software Reset Transaction (256T / 512T / 01GT)	_	-	90 / 83 / 83	μs	-
CS# Signalir	ng Reset Timing		•			•
t _{CSLW}	Chip Select Low	500	-	-		
t _{CSHG}	Chip Select High	500	-	-	ns	
t _{RESET}	Internal device reset (HL512T / HS512T / HL01GT / HS01GT)	-	-	450 / 500 / 500 / 500	μs	Figure 44
t _{SUJ}	Data in Setup Time (w.r.t CS#)	50	-	-		
t _{HDJ}	Data in Hold Time (w.r.t CS#)	50	-	-	ns	
	Algorithm (Erase, Program and Data Integrity Check) Perform	hance ^[76, 77, 78, 7]	9]	1 1		1
t _W	Nonvolatile Register Write Time	-	44	357.5	ms	-
**	256B Page Programming (4KB Sector / 256KB Sector)	_	430 / 480	2175 / 1700	-	
t _{PP}	512B Page Programming (4KB Sector / 256KB Sector)	_	680 / 570	2175 / 1700	μs	-
512B Page Programming (4KB Sector / 256KB Sector)		1	0007010			



Timing characteristics^[70] (Continued) Table 129

Symbol	Parameter	Min	Тур	Мах	Unit	Reference figure
	Sector Erase Time (4KB physical sectors)	-	42	335		
t _{SE}	Sector Erase Time (256KB Infineon [®] Endurance Flex architecture disabled)	-	773	2677 ms		_
	Sector Erase Time (256KB Infineon [®] Endurance Flex archi- tecture enabled)	-	773	5869		
	Chip Erase Time (256Mb)	-	101	348		
t _{BE}	Chip Erase Time (512Mb)	-	201	696	sec	-
	Chip Erase Time (1Gb)	-	398	1381		
+	Evaluate Erase Status Time for 4KB physical sectors (HL256T / HS256T) (HL512T / HS512T) (HL01GT / HS01GT)	_	45	76 / 76 51 / 51	μs	
t _{EES}	Evaluate Erase Status Time for 256KB physical sectors (HL256T / HS256T) (HL512T / HS512T) (HL01GT / HS01GT)	-	45	53 / 56		
t _{DIC_SETUP}	Data Integrity Check Calculation Setup Time (256T / 512T / 01GT)	-	50 / 50 / 17	-	μs	-
t _{DIC_RATES}	Data Integrity Check Calculation Rate (Calculation rate over a large (>1024-byte) block of data) (HL512T / HS512T / HL01GT / HS01GT)	55 / 55 / 56 / 56	65	-	MBps	_
t _{SEC}	Sector Erase Count Time (HL256T / HS256T) (HL512T / HS512T) (HL01GT / HS01GT)	_	55	87 / 87 63 / 63 70 / 70	μs	-
t _{BEC1}	Blank Check single 256KB sector	-	13	17		
t _{BEC2}	Blank Check single 4KB sector	-	1	2	ms	-
t _{PSWD}	Setting the PPB Lock bit after the valid 64-bit password is given to the device	80	100	120	μs	-
Program, Ei	ase or Data Integrity Check Suspend/Resume Timing			-	•	
t _{PEDS}	Program/Erase/Data Integrity Check Suspend	-	_	80		
t _{PEDRS}	Program/Erase/Data Integrity Check Resume to next Program/Erase/Data Integrity Check Suspend (256T / 512T / 01GT)	250 / - / -	100 / 100 / 100	_	μs	-

Notes

70. Applicable across all operating temperature options.

70. Applicable across all operating temperature options.
71. Full V_{CC} range and CL = 15pF.
72. Output HI-Z is defined as the point where data is no longer driven.
73. If Reset# is asserted during the end of t_{PU}, the device will remain in the reset state and t_{RH} will determine when CS# may go Low.
74. Sum of tRP and t_{RH} must be equal to or greater than t_{RPH}.
75. Typical program and erase times assume the following conditions: 25°C, V_{CC} = 1.8V and 3.0V; 10,000 cycles; checkerboard data pattern.
76. The programming time for any OTP programming transaction is the same as t_{pP}. This includes PRSSR_4_1.
77. The programming time for the PRPPB_4_0 transaction is the same as t_{pP}. The erase time for ERPPB_0_0 transaction is the same as t_{SE}.
8. Values are guaranteed by characterization and not 100% tested in production.
79. Guaranteed by design.
80. The Joint Electron Device Engineering Council (JEDEC) standard JESD22-A117 defines the procedural requirements for performing valid endurance and retention tests based on a qualification specification. This methodology is intended to determine the ability of a flash device to sustain repeated data changes without failure (program/rase endurance) and to retain data for the expected life (data retention). Endurance and retention qualification specification steps and to retain data for the expected life (Data retention). Endurance and retention qualification specification steps and to retain data for the expected life (Data retention). specifications are specified in JESD47 or may be developed using knowledge-based methods as in JESD94.



8.1 Timing waveforms

8.1.1 Key to timing waveform



Figure 55 Waveform element meanings

8.1.2 Timing reference levels



Figure 56 Input timing reference levels



Figure 57 SDR output timing reference level



Figure 58 DDR output timing reference level



8.1.3 Clock timing





















Timing characteristics



Figure 63 HYPERBUS[™] DDR output timing



9 Device identification

9.1 JEDEC SFDP Rev D header table

Table 130JEDEC SFDP Rev D header table

Byte address (x1 SPI)	Word address (x8 HB)	SFDP DWORD name	Data	Description
00h	(SA) + 00h		53h	This is the entry point for Read SFDP (5Ah) command i.e., location zero within SFDP space ASCII "S"
01h			46h	ASCII "F"
02h	(SA) + 0.1b		44h	ASCII "D"
03h	(SA) + 01h		50h	ASCII "P"
04h		SFDP Header	08h	SFDP Minor Revision (08h = JEDEC JESD216 Revision D)
05h	(SA) + 02h		01h	SFDP Major Revision (01h = JEDEC JESD216 Revision D) This is the original major revision. This major revision is compatible with all SFDP reading and parsing software.
06h			02h	Number of Parameter Headers (zero based, 02h = 3 parameters)
07h	(SA) + 03h		FFh (x1) FAh (x8)	Booting up in SPI 1S-1S-1S (FFh) Booting up in xSPI NOR Profile 2 HYPERBUS™, (8D, 8D, 8D) operation, 5-byte addressing for SFDP command, 8 wait states (FAh)
08h	(SA) + 04h		00h	Parameter ID LSB (00h = JEDEC SFDP Basic SPI flash parameter)
09h	(SA) + 0411		00h	Parameter Minor Revision (00h = JEDEC JESD216 Revision D)
0Ah	(SA) + 05h	1st Parameter – Header –	01h	Parameter Major Revision (01h = The original major revision - all SFDP software is compatible with this major revision.
0Bh			14h	Parameter Table Length (14h = 20 DWORDs are in the Parameter table)
0Ch	(SA) + 06h		00h (x1) 80h (x8)	Parameter Table Pointer Byte 0 (DWORD = 4-byte aligned) JEDEC Basic SPI flash parameter x1 byte offset = 0100h, x8 word offset = 0080h
0Dh	(3A) + 0011		01h (x1) 00h (x8)	Parameter Table Pointer Byte 1
0Eh	(SA) + 07h		00h	Parameter Table Pointer Byte 2
0Fh	(3A) + 0711		FFh	Parameter ID MSB (FFh = JEDEC defined legacy Parameter ID)
10h	(SA) + 08h		06h	Parameter ID LSB (JEDEC xSPI (HYPERBUS™) Profile 2.0)
11h	(3A) 1 0011		00h	Parameter Table Minor Revision (00h = JEDEC JESD216 Revision D)
12h	(SA) + 09h		01h	Parameter Table Major Revision (01h = JEDEC JESD216 Revision D)
13h	(3A) 1 0911	2nd	03h	Parameter Table Length (3h = 3 DWORDs are in the Parameter table)
14h	(SA) + 0Ah	Parameter Header	50h (x1) A8h (x8)	Parameter Table Pointer Byte 0 (DWORD = 4 byte aligned) JEDEC xSPI Profile 2.0 = x1 byte offset = 150h, x8 word offset = 00A8h
15h	(<i>SA</i>) + 0A11		01h (x1) 00h (x8)	Parameter Table Pointer Byte 1
16h	(SA) + 0Bb		00h	Parameter Table Pointer Byte 2
17h	(SA) + 0Bh		FFh	Parameter ID MSB (FFh = JEDEC defined Parameter)
18h	(SA) + 0Ch		0Ah	Parameter ID LSB (0Ah = Command Sequences to change to HYPERBUS™ (8D-8D-8D) mode)
19h			00h	Parameter Table Minor Revision (00h = JEDEC JESD216 Revision D)
1Ah	(SA) + 0Db		01h	Parameter Table Major Revision (01h = JEDEC JESD216 Revision D)
1Bh	(SA) + 0Dh		04h	Parameter Table Length (4h = 4DWORDs are in the Parameter table)
1Ch	(SA) + 0Eh	3rd Parameter Header	5Ch (x1) AEh (x8)	Parameter Table Pointer Byte 0 (DWORD = 4 byte aligned) JEDEC Status, Control and Configuration Register Map x1 byte offset = 015Ch, x8 word offset = 00AEh
1Dh			01h (x1) 00h (x8)	Parameter Table Pointer Byte 1
1Eh	(SA) + 0Fh		00h	Parameter Table Pointer Byte 2
1Fh			FFh	Parameter ID MSB (FFh = JEDEC defined Parameter)



9.2 JEDEC SFDP Rev D parameter table

For the SFDP data structure, there are three independent parameter tables. Two of the tables have a fixed length and one table has a variable structure and length depending on the device density Ordering Part Number (OPN). The Parameter table is presented as single table in **Table 131**.

Table 131	JEDEC SFDP Rev D parameter table
-----------	----------------------------------

Byte address (x1 SPI)	Word address (x8 HB)	SFDP DWORD name	Data	Description
100h	(SA) + 80h		F7h	Bits 7:5 = unused = 111b Bit 4 = 1b Bit 3 = Block Protect Bits are Nonvolatile / volatile Nonvolatile = 0b Bit 2 = Program Buffer > 64Bytes = 1b Bits 1:0 = Uniform 4KB erase is unavailable = 11b
101h	-		21h	Bits 15:8 = Uniform 4KB erase opcode = 21h
102h	(SA) + 81h	JEDEC basic flash parameter DWORD-1	8Ah	Bit 23 = Unused = 1b Bit 22 = Supports Quad Out (1-1-4) Read = No = 0b Bit 21 = Supports Quad I/O (1-4-4) Read = No = 0b Bit 20 = Supports Dual I/O (1-2-2) Read = No = 0b Bit 19 = Supports DDR = Yes = 1b Bit 18:17 = Number of Address Bytes = 3- or 4-Bytes = 01b Bit 16 = Supports Dual Out (1-1-2) Read = No = 0b
103h			FFh	Bits 31:24 = Unused = FFh
104h	(CA) + 02b		FFh	Density in bits, zero based, 256Mb = 0FFFFFFh
105h	(SA) + 82h	IFDFC hasis flagh	FFh	Density in bits, zero based, 512Mb = 1FFFFFFh Density in bits, zero based, 1Gb = 3FFFFFFh
106h		JEDEC basic flash parameter	FFh	
107h	(SA) + 83h	DWORD-2	0Fh for 256M 1Fh for 512M 3Fh for 1G	
108h	(SA) + 84h		00h	Not Supported
109h	(3A) + 8411	JEDEC basic flash	00h	
10Ah	(SA) + 85h	parameter DWORD-3	00h	
10Bh	(3A) 1 8511		00h	
10Ch	(SA) + 86h		00h	Not Supported
10Dh	(3A) 1 8011	JEDEC basic flash parameter	00h	
10Eh	(SA) + 87h	DWORD-4	00h	
10Fh			00h	
110h	(SA) + 88h	JEDEC basic flash	EEh	Bits 7:5 RFU = 111b Bit 4 = Not Supported = 0b Bits 3:1 RFU = 111b Bit 0 = 2-2-2 Not Supported = 0b
111h		parameter DWORD-5	FFh	Bits 15:8 = RFU = FFh
112h	(SA) + 89h		FFh	Bits 23:16 = RFU = FFh
113h	(36) + 0311		FFh	Bits 31:24 = RFU = FFh
114h	(SA) + 8Ah		FFh	Bits 7:0 = RFU = FFh
115h	(JA) T OAH	JEDEC basic flash	FFh	Bits 15:8 = RFU = FFh
116h	(SA) + 8Bh	parameter DWORD-6	00h	Not Supported
117h	(3A) T ODII		00h	
118h	(SA) + 8Ch		FFh	Bits 7:0 = RFU = FFh
119h		JEDEC basic flash parameter	FFh	Bits 15:8 = RFU = FFh
11Ah	(SA) + 8Dh	DWORD-7	00h	Not Supported
11Bh			00h	
11Ch	(SA) + 8Eh		0Ch	Erase type 1 size 2^N Bytes = 2^12 Bytes = 4KB (Initial Delivery State)
11Dh		JEDEC basic flash parameter	21h	Erase type 1 Instruction
11Eh	(SA) + 8Fh	DWORD-8	00h	Erase type 2 size 2^N Bytes = Not Supported
11Fh			FFh	Erase type 2 instruction = Not Supported



Table 131 JEDEC SFDP Rev D parameter table (Continued)

Byte address (x1 SPI)	Word address (x8 HB)	SFDP DWORD name	Data	Description				
120h	(CA) + 00h		00h	Erase type 3 not supported				
121h	(SA) + 90h	JEDEC basic flash	FFh	Erase type 3 instruction				
122h	(SA) + 01h	parameter DWORD-9	12h	4 Size, 256KB erase instruction = Erase type size = 2^N (where N= 18) = 12h				
123h	- (SA) + 91h		DCh	Erase type 4 instruction = DCh				
124h	(SA) + 02h		23h	Bits 31:30 = Erase type 4 Erase, Typical time units (00b: 1 ms, 01b: 16 ms, 10b: 128 ms,				
125h	– (SA) + 92h		FAh	11b: 1 s) = 128 ms = 10b				
126h			FFh	Bits 29:25 = Erase type 4 Erase, Typical time count = 00101b (typ erase time = count +1 * units = 6 * 128 ms				
127h	(SA) + 93h	JEDEC basic flash parameter DWORD-10	8Bh	 a third of 120 mS a 768 ms) Bits 24:23 = Erase type 3 Erase, Typical time units (00b: 1 ms, 01b: 16 ms, 10b: 128 ms, 11b: 1 s) = 1S = 11b (RFU) Bits 22:18 = Erase type 3 Erase, Typical time count = 11111b (RFU) Bits 17:16 = Erase type 2 Erase, Typical time units (00b: 1 ms, 01b: 16 ms, 10b: 128 ms, 11b: 1 s) = 1S = 11b (RFU) Bits 15:11 = Erase type 2 Erase, Typical time count = 11111b (RFU) Bits 10:9 = Erase type 1 Erase, Typical time units (00b: 1 ms, 01b: 16 ms, 10b: 128 ms, 11b: 1 s) = 16 ms = 01b Bits 8:4 = Erase type 1 Erase, Typical time count = 00010b (typ erase time = count +1 * units = 3 * 16 ms = 48 ms) Bits 3:0 = Count = (Max Erase time / (2 * Typical Erase time)) - 1 = 0011b 				
128h			82h	Bits 31 = Reserved = 1b				
129h	(SA) + 94h	-	E7h	Bits 30:29 = Chip Erase Typical time units (00b: 16 ms, 01b: 256 ms, 10b: 4 s, 11b: 64 s) = 11b (256M, 512M, and 1G)				
12Ah			FFh	ts 28:24 = Chip Erase Typical time count = 00001b (256M), 00011b (512M), and 110b (1G)				
12Bh	(SA) + 95h	JEDEC basic flash parameter DWORD-11	parameter	parameter	parameter	parameter DWORD-11	E1h for 256M E3h for 512M E6h for 1G	Bits 23:19 = Byte Program Typical Time, additional byte = 11111b Bits 18:14 = Byte Program Typical Time, first byte = 11111b Bits 13 = Page Program Typical Time unit (0: 8 μ s, 1: 64 μ s) = 64 μ s = 1b Bits 12:8 = Page Program Typical Time Count = 00111 (typ Program time = count +1 * units = 8 * 64 μ s = 512 μ s) Bits 7:4 = Page Size (256B) = 2^N bytes = 1000h Bits 3:0 = Count = [Max page program time / (2 * Typical page program time)] - 1 = 0010b
12Ch	(2.)		ECh	Bit 31 = Suspend and Resume supported = 0b				
12Dh	- (SA) + 96h		23h	Bits 30:29 = Suspend in-progress erase max latency units (00b: 128ns, 01b: 1µs, 10b: 8µs, 11b: 64µs)				
12Eh			19h	$= 8 \mu s = 10 b$				
12Fh	(SA) + 97h	JEDEC basic flash parameter DWORD-12	49h	Bits 28:24 = Suspend in-progress erase max latency count = 01001b, max erase suspend latency = count +1 * units = 10 * 8 μ s = 80 μ s Bits 23:20 = Erase resume to suspend interval count = 0001b, interval = count +1 * 64 μ s = 2 * 64 μ s = 128 μ s Bits 19:18 = Suspend in-progress program max latency units (00b: 128ns, 01b: 1 μ s, 10b: 8 μ s, 11b: 64 μ s) = 8 μ s = 10b Bits 17:13 = Suspend in-progress program max latency count = 01001b, max program suspend latency = count +1 * units = 10 * 8 μ s = 80 μ s Bits 12:9 = Program resume to suspend interval count = 0001b, interval = count +1 * 64 μ s = 2 * 64 μ s = 128 μ s Bits 8 = Reserved = 1b Bits 7:4 = Prohibited operations during erase suspend = xxx0b: May not initiate a new erase anywhere (erase nesting not permitted) + xx1xb: May not initiate a read in the erase suspended sector size + 1xxxb: The erase and program restrictions in bits 5:4 are sufficient = 1110b Bits 3:0 = Prohibited Operations During Program Suspend = xxx0b: May not initiate a new erase anywhere (erase nesting not permitted) + xx1xb: May not initiate a new erase anywhere (erase nesting not permitted) + xxxb: May not initiate a new erase anywhere (erase nesting not permitted) + xxxb: May not initiate a new erase anywhere (erase nesting not permitted) + xxx0b: May not initiate a new erase anywhere (erase nesting not permitted) + xxxb: May not initiate a new page program suspend = xxx0b: May not initiate a new page program suspended page size + 1xxxb: May not initiate a read in the program suspended page size + 1xxxb: The erase and program restrictions in bits 1:0 are sufficient = 1100b				
130h	(SA) + 98h		7Ah	Bits 31:24 = Erase Suspend Instruction = B0h Bits 23:16 = Erase Resume Instruction = 7Ah				
131h		JEDEC basic flash parameter	B0h	Bits 15:8 = Program Suspend Instruction = B0h				
132h	(SA) + 99h	DWORD-13	7Ah	Bits 7:0 = Program Resume Instruction = 7Ah				
133h	(,		B0h					



Table 131 JEDEC SFDP Rev D parameter table (Continued)

Byte address (x1 SPI)	Word address (x8 HB)	SFDP DWORD name	Data	Description
134h	(SA) + 9Ah		F7h	Bits 7:4 = RFU = Fh Bit 3:2 = Status Register Polling Device Busy = 01b: Legacy status polling supported = Use legacy polling by reading the Status Register with 05h instruction and checking WIP bit[0] (0 = ready; 1 = busy). Bits 1:0 = RFU = 11b
135h		JEDEC basic flash	66h	Bit 31 = DPD Supported = Supported = 0
136h		parameter DWORD-14	80h	Bits 30:23 = Enter DPD Instruction = B9h Bits 22:15 = Exit DPD Instruction not supported = 00h
137h	(SA) + 9Bh		5Ch	Bits 14:13 = Exit DPD to next operation delay units = (00b: 128ns, 01b: 1 μ s, 10b: 8 μ s, 11b: 64 μ s) = 64 μ s = 11b Bits 12:8 = Exit DPD to next operation delay count = 00110, Exit DPD to next operation delay = (count+1) * units = (6 + 1) * 64 μ s = 448 μ s
138h	(CA) + 0.00h		00h	Bits 31:24 = Reserved = FFh
139h	(SA) + 9Ch	JEDEC basic flash	00h	Bit 23 = Hold or RESET Disable = not supported = 0b Bits 22:0 = Not supported = 000000h
13Ah		parameter DWORD-15	00h	7 ''
13Bh	- (SA) + 9Dh		FFh	
13Ch			F9h	Bit 7 = Reserved = 1 Bits 6:0 = Volatile or Nonvolatile Register and Write Enable Instruction for Status
13Dh	(SA) + 9Eh		10h	Register 1 = xxx_xx1b: Nonvolatile Status Register 1, powers-up to last written value, use instruction 06h to enable write. + xxx_1xxb: Nonvolatile/Volatile Status Register 1 powers-up to last written value in the nonvolatile status register, use instruction 06h to enable write to nonvolatile status register. Volatile status register may be activated after power-up to override the nonvolatile status register, use instruction 50h to enable write and activate the volatile status register. + xx1_xxxb: Status Register 1 contains a mix of volatile and nonvolatile bits. The 06h instruction is used to enable writing of the register. + x1x_xxxb: Reserved + 1xx_xxxb: Reserved = 1111001b
13Eh		JEDEC basic flash parameter DWORD-16 F8h Bits 31:24 = Enter 4-byte A +xx1x_xxxb: Supports de datasheet for the instructi +1xxx_xxxb: Reserved = 1010_0000b 9Fh A0h = xx_x1x_xxxxb: Power cy + xx_1xx_xxxb: Power cy + x1_xxx_xxb: Reserved = 11_1110_0000b A0h = xx_x1x_xxxb: Reserved = 11_1110_000b Bits 13:8 = Soft Reset and + x1_xxxb: issue reset enable, reset sequen operating mode.	Bits 31:24 = Enter 4-byte Addressing	
13Fh	(SA) + 9Fh		A0h	<pre>= 1010_0000b Bits 23:14 = Exit 4-Byte Addressing = xx_xx1x_xxxxb: Hardware reset + xx_x1xx_xxxxb: Software reset (see bits 13:8 in this DWORD) + xx_1xxx_xxxxb: Power cycle + x1_xxxx_xxxxb: Reserved + 1x_xxxx_xxxxb: Reserved = 11_1110_000b Bits 13:8 = Soft Reset and Rescue Sequence Support + x1_xxxxb: issue reset enable instruction 66h, then issue reset instruction 99h. The reset enable, reset sequence may be issued on 1, 2, or 4 wires depending on the device</pre>
140h	(SA) + A0h		00h	Not Supported
141h	(SA) + AUII	JEDEC basic flash	00h	
142h	$(SA) \pm A1b$	parameter DWORD-17	00h	
143h	- (SA) + A1h	<u> </u>	00h	
144h	(SA) + A2h		00h	Bit 31 = 0b
145h	(SA) + AZII	IEDEC basic flash	00h	Bit 30:29 = 10b Bit 28 = 0b
146h		JEDEC basic flash - parameter	BCh	Bit 27:26 = Not supported = 00b Bits 25:24 = 00b
147h	(SA) + A3h	DWORD-18	40h	Bit 23 = JEDEC SPI Protocol Reset Supported = 1b Bits 22:18 = 01111b Bits 17:0 = Reserved = 00000h
148h				Not Supported
149h	- (SA) + A4h	JEDEC basic flash	004	
14Ah	(CA) . AFh	parameter DWORD-19	00h	
14Bh	(SA) + A5h			



Table 131 JEDEC SFDP Rev D parameter table (Continued)

Byte address (x1 SPI)	Word address (x8 HB)	SFDP DWORD name	Data	Description
14Ch	(SA) + A6h			Bits 31:28 = Maximum operation speed of device in 8D-8D-8D mode when utilizing
14Dh	(SA) + A011	JEDEC basic flash	ash FFh	Data Strobe = 1000b (200MHz) / 0111b (166MHz) Bits 27:24 = 8D-8D-8D mode without using Data Strobe is not characterized = 111
14Eh		parameter DWORD-20	FFh	Bits 23:20 = 1111b Bits 19:16 = 1111b
14Fh	(SA) + A7h		8Eh HS-T 7Eh HL-T	Bit 15:0 = Not Supported = FFFFh

9.3 xSPI profile 2

Table 132xSPI profile 2 parameters

Byte address (x1 SPI)	Word address (x8 HB)	SFDP DWORD name	Data	Description		
150h		JEDEC xSPI (Profile 2.0) DWORD 1	E0h	Bit 7 = Program Suspend Supported = 1b Bit 6 = Program Resume Supported = 1b Bit 5 = Enter SPI (1S-1S-1S) Supported = 1b Bit 4:0 = Reserved (00000b)		
151h	(SA) + A8h				FFh	Bit 15 = Deep Power Down Supported = 1b Bit 14 = Word Program Supported = 1b Bit 13 = Sector Erase Supported = 1b Bit 12 = Chip Erase Supported = 1b Bit 11 = Erase Suspend Supported = 1b Bit 10 = Erase Resume Supported = 1b Bit 9 = Write to Buffer Supported = 1b Bit 8 = Program Write to Buffer Supported = 1b
152h			FFh	Bit 23 = Memory Write Linear Supported = 1b Bit 22 = WREN1 Supported = 1b Bit 21 = WREN2 Supported = 1b Bit 20 = SREN Supported = 1b Bit 19 = Status Register Read Supported = 1b Bit 18 = Status Register Clear Supported = 1b Bit 17 = Configuration Register Read Supported = 1b Bit 16 = Configuration Register Load Supported = 1b		
153h	- (SA) + A9h		FFh	Bit 31 = xSPI Profile 2 Supported = 1b Bit 30 = Register Read Wrap Supported = 1b Bit 29 = Register Read Linear Supported = 1b Bit 28 = Memory Read Wrap Supported = 1b Bit 27 = Memory Read Linear Supported = 1b Bit 26 = Register Write Wrap Supported = 1b Bit 25 = Register Write Linear Supported = 1b Bit 24 = Memory Write Wrap Supported = 1b		
154h			2Ch	Bits 15:12 = Reserved = 0000b		
155h	(SA) + AAh	JEDEC xSPI (Profile 2.0)	08h	Bits 11:7 = 200MHz 16 Dummy Cycles = 10000b Bits 6:2 = 200MHz Configuration Bit Pattern = 01011b Bits 1:0 = Reserved = 00b		
156h		DWORD 2	00h	Bits 31:16 = Reserved = 0000000000000000b		
157h	(SA) + ABh		00h			
158h	(SA) + ACh		0Ch	Bits 31:27 = 166MHz 14 Dummy Cycles = 01110b Bits 26:22 = 166MHz Configuration Bit Pattern = 01001b		
159h		JEDEC xSPI	74h	Bits 21:17 = 133MHz 12 Dummy Cycles = 01100b		
15Ah	(SA) + ADh	(Profile 2.0) DWORD 3	58h	Bits 16:12 = 133MHz Configuration Bit Pattern = 00111b Bits 11:7 = 100MHz 8 Dummy Cycles = 01000b		
15Bh			72h	Bits 6:2 = 100MHz Configuration Bit Pattern = 00011b Bits 1:0 = Reserved = 00b		



Table 13.	command sequences to change to prome 2.0 mode parameters						
Byte address (x1 SPI)	Word address (x8 HB)	SFDP DWORD name	Data	Description			
15Ch	(SA) + AFb		00h	Bits 31:24 = 01h			
15Dh	– (SA) + AEh	Command Sequences	00h	Bits 23:16 = 06h Bits 15:8 = 00h			
15Eh	(SA) + AFb	Profile Change DWORD 1	06h	Bits 7:0 = 00h			
150Fh	– (SA) + AFh	DWORD I	01h				
160h			00h	Bits 31:24 = 00h			
161h	– (SA) + B0h	Command Sequences Profile Change DWORD 2	00h	Bits 23:16 = 00h Bits 15:8 = 00h			
162h	(CA) + D1h		00h	Bits 7:0 = 00h			
163h	(SA) + B1h	DWORD 2	00h				
164h			00h	Bits 31:24 = 05h			
165h	- (SA) + B2h	Command Sequences	80h	Bits 23:16 = 71h Bits 15:8 = 80h			
166h		Profile Change DWORD 3	71h	Bits 7:0 = 00h			
167h	– (SA) + B3h	DWORD 3	05h				
168h	(64) + 0.45		00h	Bits 31:24 = 04h			
169h	- (SA) + 94h	Command Sequences	00h	Bits 23:16 = 0Ah Bits 15:8 = 00h			
16Ah	(6.4) + 0.51	Profile Change DWORD 4	0Ah	Bits 7:0 = 00h			
16Bh	(SA) + 95h		04h				

Table 133Command sequences to change to profile 2.0 mode parameters

9.4 Manufacturer and device ID

Table 134Manufacturer and device ID (x1 SPI)

Byte address ^[85]	Data	Description			
00h	34h				
01h	00h	CYPRESS™ Manufacturer ID			
02h	6Ah (HL-T) 7Bh (HS-T)	Interface Voltage Type			
03h	00h				
04h	19h = 256Mb 1Ah = 512Mb 1Bh = 1024Mb	Device Density			
05h	00h				
06h	0Fh	Devise ID Length			
07h	00h	- Device ID Length			
08h	90h				
09h	00h	- Family ID: (HL-T/HS-T Family)			

Note

81. Legacy (x1) SPI uses Read Identification (RDIDN_0_0) transaction to read the Device ID. No address is required.

nfineon

Device identification

Table 135 Manufacturer and device ID (x8 HYPERBUS™)

Word address [82]	Data	Description	
(SA) + 0800h	0034h	CYPRESS™ Manufacturer ID	
(SA) + 0801h	006Ah (HL-T) 007Bh (HS-T	Interface Voltage Type	
(SA) + 0802h	0019h = 256Mb 001Ah = 512Mb 001Bh = 1024Mb	Device Density	
(SA) + 0803h	000Fh	Device ID Length	
(SA) + 0804h	0090h	Family ID: (HL-T/HS-T Family)	

Note 82. Address based Instructions - Access Die 1.

Unique ID 9.5

Unique ID^[83] Table 136

Byte address (x1 SPI) ^[84]	Word address (x8 HB) ^[85]	Data		
00h	(SA) + 0200h			
01h	(SA) + 020011			
02h	(SA) + 0201h			
03h	(SA) + 020111	Device Dependent		
04h	(SA) + 0202h			
05h	(SA) + 020211			
06h	(SA) + 0203h			
07h	(SA) + 020311			

Notes 83. Actual Unique ID is device dependent. 84. Legacy (x1) SPI uses Read Unique ID (RDUID_0_0) transaction to read the Unique ID. No address is required. 85. Address based Instructions - Access Die 1.

infineon

Package diagrams



Figure 64Ball grid array 24-ball 6 × 8 mm (VAA024)



Package diagrams



Figure 65Ball grid array 24-ball 8 × 8 mm (VAC024)



Ordering information

11 Ordering information

The ordering part number is formed by a valid combination of the following:



S26HL 3.0 V SEMPER[™] Flash HYPERBUS[™] Interface S26HS 1.8 V SEMPER[™] Flash HYPERBUS[™] Interface

Note 86. See Packing and Packaging Handbook on www.cypress.com for further information.



Ordering information

11.1 Valid combinations — standard grade

Table 137 lists configurations planned to be supported in volume for this device. Contact your local sales office to confirm availability of specific valid combinations and to check on newly released combinations.

Table 137Valid combinations - standard

Base ordering part number	Speed option	Package and materials	Temperature range	Model number	Packing type	Ordering part number (x = packing type)	Package marking
S26HL512T		ВН	I, V	00	0, 3	S26HL512TFPBHI00x	26HL512TPI00
	FP					S26HL512TFPBHV00x	26HL512TPV00
	FP		1.1/	01	0, 3	S26HL512TFPBHI01x	26HL512TPI01
			I, V			S26HL512TFPBHV01x	26HL512TPV01
		ВН	I, V	02	0, 3	S26HL01GTFPBHI02x	26HL01GTPI02
S26HL01GT	50		I, V			S26HL01GTFPBHV02x	26HL01GTPV02
526HL01G1	FP			03	0, 3	S26HL01GTFPBHI03x	26HL01GTPI03
			I, V			S26HL01GTFPBHV03x	26HL01GTPV03
S26HS512T	GA	ВН	I, V	00	0, 3	S26HS512TGABHI00x	26HS512TAI00
						S26HS512TGABHV00x	26HS512TAV00
			I, V	01	0, 3	S26HS512TGABHI01x	26HS512TAI01
						S26HS512TGABHV01x	26HS512TAV01
S26HS01GT	FP	ВН	I, V	02	0, 3	S26HS01GTFPBHI02x	26HS01GTPI02
						S26HS01GTFPBHV02x	26HS01GTPV02
			I, V	03	0, 3	S26HS01GTFPBHI03x	26HS01GTPI03
						S26HS01GTFPBHV03x	26HS01GTPV03
COCUEDICT	GA	вн	I, V	02	0, 3	S26HS01GTGABHI02x	26HS01GTAI02
						S26HS01GTGABHV02x	26HS01GTAV02
S26HS01GT			I, V	03	0, 3	S26HS01GTGABHI03x	26HS01GTAI03
						S26HS01GTGABHV03x	26HS01GTAV03



Ordering information

11.2 Valid combinations — automotive grade / AEC-Q100

Table 138 lists configurations that are Automotive Grade / AEC-Q100 qualified and are planned to be available in volume. The table will be updated as new combinations are released. Contact your local sales representative to confirm availability of specific combinations and to check on newly released combinations.

Production Part Approval Process (PPAP) support is only provided for AEC-Q100 grade products.

Products to be used in end-use applications that require ISO/TS-16949 compliance must be AEC-Q100 grade products in combination with PPAP. Non–AEC-Q100 grade products are not manufactured or documented in full compliance with ISO/TS-16949 requirements.

AEC-Q100 grade products are also offered without PPAP support for end-use applications that do not require ISO/TS-16949 compliance.

Base ordering part number	Speed option	Package and materials	Temperature range	Model number	Packing type	Ordering part number (x = packing type)	Package marking
		ВН	A, B, M	00	0, 3	S26HL512TFPBHA00x	26HL512TPA00
						S26HL512TFPBHB00x	26HL512TPB00
S26HL512T	FP					S26HL512TFPBHM00x	26HL512TPM00
320113121	FF		A, B, M	01	0, 3	S26HL512TFPBHA01x	26HL512TPA01
						S26HL512TFPBHB01x	26HL512TPB01
						S26HL512TFPBHM01x	26HL512TPM01
						S26HS512TGABHA00x	26HS512TAA00
			A, B, M	00	0,3	S26HS512TGABHB00x	26HS512TAB00
S26HS512T	GA	DU				S26HS512TGABHM00x	26HS512TAM00
526H55121	GA	ВН				S26HS512TGABHA01x	26HS512TAA01
			A, B, M	01	0, 3	S26HS512TGABHB01x	26HS512TAB01
						S26HS512TGABHM01x	26HS512TAM01
	FP	ВН				S26HL01GTFPBHA02x	26HL01GTPA02
			A, B, M	02	0, 3	S26HL01GTFPBHB02x	26HL01GTPB02
S26HL01GT						S26HL01GTFPBHM02x	26HL01GTPM02
326HL01G1			A, B, M	03	0, 3	S26HL01GTFPBHA03x	26HL01GTPA03
						S26HL01GTFPBHB03x	26HL01GTPB03
						S26HL01GTFPBHM03x	26HL01GTPM03
	FP	вн	A, B, M	02	0, 3	S26HS01GTFPBHA02x	26HS01GTPA02
						S26HS01GTFPBHB02x	26HS01GTPB02
S26HS01GT						S26HS01GTFPBHM02x	26HS01GTPM02
526H501G1			A, B, M	03	0, 3	S26HS01GTFPBHA03x	26HS01GTPA03
						S26HS01GTFPBHB03x	26HS01GTPB03
						S26HS01GTFPBHM03x	26HS01GTPM03
	GA	ВН	A, B, M	02	0, 3	S26HS01GTGABHA02x	26HS01GTAA02
						S26HS01GTGABHB02x	26HS01GTAB02
COCURATOT						S26HS01GTGABHM02x ^[87]	26HS01GTAM02
S26HS01GT			A, B, M		0, 3	S26HS01GTGABHA03x	26HS01GTAA03
				03		S26HS01GTGABHB03x	26HS01GTAB03
						S26HS01GTGABHM03x ^[87]	26HS01GTAM03

Table 138Valid combinations — automotive grade / AEC-Q100

Note 87. The characterization of 125°C, 200MHz, S26HS01GT devices is in progress. Contact your local sales office to confirm availability of these devices. **Revision history**



Revision history

Rev.	Submission date	Description of change			
**	2015-04-27	Initial release.			
*A	2015-06-12	Restructured datasheet. Updated Features on page 1: Added SPI SDR (1-1-1). Added Figure 1, Logic Block Diagram on page 4. Updated Figure 4, Wear Leveling Sector Pool 4KB Parameter Sector Top or Bottom on page 10. Updated Table 4, Maximum Operating Frequency for Latency Code Options on page 17. Updated Table 19, Volatile Configuration Registers on page 40. Table 23, VCR1 and NVCR1 Configuration Register Bit Assignments on page 43: changed xVCR1[2] to Reserved. Updated Table 29, SEC Register Bit Assignments on page 48. Table 32, ECC Bit Assignments on page 56: removed EECC, EECCD, ECCDI. Updated Table 47, Command Definitions on page 72: Added Note. Updated Table 64, Valid Combinations — Forecast on page 101. Updated Copyright and Disclaimer.			
*В	2016-12-21	Removed MCPs. Added Channel / Bus CRC. Updated Sales Page and Disclaimer.			
*C	2017-03-27	Updated AC/DC Parameters			
*D	2017-06-13	Added SPI mode. Updated INT# behavior based on SMC. Updated DS behavior based on SMC. Updated AC parameters based on the new Vih/Vil methodology (xSPI JEDEC). Updated CYPRESS™ logo, Sales page, and Copyright information.			
*E	2017-08-22	Added (section 2.7). Changed t _{CSHI} to 6 ns (minimum). Added Reset, ASO Exit, Status Register Read and Status register Clear commands are globally applicable in all ASOs (section 18.1). Added Data out during a Register Read transaction is only valid during the first word output by the device. Subsequent data values output if CK/CK# continue to toggle while CS# remains Low are undefined (section 5.2). Added Deep Power Down Upon POR is enabled, CS# must be maintained High during power-up. Updated Exit from DPD waveform (section 21.7.1). Added Wrap feature is not available in AutoBoot mode when Reading from the memory array (section 18.1). Added Interface CRC register Read t _{CSHI} to 20 ns (section 22.2.3).			
*F	2017-10-31	Updated Part Numbers. Updated AC/DC parameters. Updated Section "16. Device ID, Common Flash Interface and Serial Flash Discoverable Parameters (ID-SFDP) ASO Map". Updated Test Specification table. Updated Figure 35. Input/Output Waveforms and Measurement Levels.			
*G	2018-02-08	Changes per EROS Rev *G.			
*H	2018-04-06	Updated template.			
*I	2019-05-08	Preliminary datasheet			
*J	2018-07-10	Updated Timing parameters. Updated SafeBoot. Updated Interface CRC.			
*К	2018-09-24	Updated to Infineon template. Clarification on 4KB Sector endurance cycles. Removed Status and Configuration register protection password protection scheme. Included Data Integrity Check Abort recovery flow. Updated SafeBoot flow. Included a clarification on Status Register and INT# value during resets. Included example for 64-byte wrapped burst address sequence for 20 cycles latency. Updated default latency to 16 cycles. Included 1G Thermal resistance values.			

Revision history



Rev.	Submission date	Description of change					
*К	2018-09-24	Updated AC / DC / Embedded operation specifications. Updated SFDP. Added a note in Status Register, Status Register 1, and Status Register 2 tables. Updated Performance Summary. Updated CFR1x[11] bit description. Updated SPI (1S-1S-1S) Transaction table. Updated OTP Programming conditions.					
*L	2018-10-03	Updated SPI 1S-1S-1S transaction WRARG_4_1 to WRARG_C_1. Updated SPI 1S-1S-1S transaction RDAY2_4_0 to RDAY2_C_0. Updated RSTO# signal description.					
*M	2018-11-21	Added 256Mb density related information.					
*N	2018-12-17	Updated tV min and tHO min. Added 3-byte read any register transaction. Clarified latency information upon configuration corruption and NV configuration register erase operation.					
*0	2019-02-05	Added clarification in EXIT DPD Mode section. Updated Copyright information in Sales page.					
*P	2019-07-03	Finalizing document for S26HS512T and S26HL512T devices description.					
*Q	2019-09-13	Updated Transaction Table. Updated Ordering Information.					
*R	2019-12-20	 Finalizing document for S26HS01GT devices. Note: The characterization of 125C, 200MHz, S26HS01GT devices is in progress and this document will be updated accordingly upon characterization completion. Updated Figure 16. Added Figure 25. Updated Table 3. Table 7. Device ID, Table 10. JEDEC SFDP Rev D Header Table (Product Information Notification), Table 11. JEDEC SFDP Rev D Parameter Table (Product Information Notification), Table 14. JEDEC SFDP Rev D, Sector Map Parameter Table (Product Information Notification), Table 127, Table 129, Table 137, and Table 138. Corrected typos in Table 67, Table 73, Table 93, Table 98, and Table 107. 					
*S	2020-01-29	Updated Sales information and Copyright year. Finalizing document for S26HL01GT devices.					
*Т	2020-03-23	Updated Table 127 based on Final Characterization results.					
*U	2020-04-22	Updated Table 10, Table 105, and Table 122 . Updated Table 11. JEDEC SFDP Rev D Parameter Table, Table 14. JEDEC SFDP Rev D, Sector Map Parameter Table, and Table 16. Command Sequences to Change to Profile 2.0 Mode Parameters (Product Information Notification).					
*V	2020-12-01	Updated Byte Address, Word Address, DWORD name, Data, and Description in Table 11. Removed Sector Map Parameter section. Updated Byte Address and Word Address in Table 13. Updated Byte Address and Word Address in Table 14. Renamed PRNPOR_4_0 to RDNPOR_4_0 in Table 45. Updated PRNPOR_4_0 to Program POR Time Register in Table 52. Added note in Table 72. Updated description and note for ASPO[2] in Table 75. Added POR time register (PORT) (x8) section. Updated description for CFR3N[7:6], CFR3V[7:6] and added reference in Table 98. Updated description for ASPO[2] in Table 108. Updated Input Timing Ref Voltage and Output Timing Ref Voltage to 0.5 × V _{CC} in Table 128. Updated Figure 56, Figure 57, and Figure 58 in Timing reference levels.					
*\\/	2021 09 10						
*W	2021-08-10	Updated DC table.					

Revision history



Rev.	Submission date	Description of change					
*Х	2021-10-18	Updated to Infineon template. Updated Table 124 : Added Theta JB an Theta JC. Updated Table 127 : Added 256Mb specifications. Updated Table 128 : Added 256Mb specifications.					
*γ	2022-01-18	Updated Table 7 : Changed JESD216C to JESD216D Changed CFR3V[1:0] to CFR3V[7:6] in Read device identification transaction Updated Table 129 : Removed 256T / 512T / 01GT and updated max value for t _{PEDS} Updated Figure 57 and Figure 58 : Changed P _{SCK} to P _{CK} Updated Table 131 : Updated data and description for 12Dh, 12Eh, and 12Fh byte addresses					

Trademarks

All referenced product or service names and trademarks are the property of their respective owners.

Edition 2022-01-18 Published by Infineon Technologies AG 81726 Munich, Germany

© 2022 Infineon Technologies AG. All Rights Reserved.

Do you have a question about this document? Go to www.infineon.com/support

Document reference 002-12337 Rev. *Y

IMPORTANT NOTICE

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics ("Beschaffenheitsgarantie").

With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Infineon Technologies in customer's applications.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

For further information on the product, technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies office (www.infineon.com).

WARNINGS

Due to technical requirements products may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies office.

Except as otherwise explicitly approved by Infineon Technologies in a written document signed by authorized representatives of Infineon Technologies, Infineon Technologies' products may not be used in any applications where a failure of the product or any consequences of the use thereof can reasonably be expected to result in personal injury.