### INTEGRATED CIRCUITS



Product data Replaces datasheet XA-G3 of 2001 Jun 25 2002 Mar 25





FAMILY DESCRIPTION	
SPECIFIC FEATURES OF THE XA-G30	
PIN CONFIGURATIONS	2
44-Pin PLCC Package	
44-Pin LQFP Package	
BLOCK DIAGRAM	:
PIN DESCRIPTIONS	
SPECIAL FUNCTION REGISTERS	!
(A-G30 TIMER/COUNTERS	8
Timer 0 and Timer 1	8
New Enhanced Mode 0	ç
Mode 1	ç
Mode 2	ç
Mode 3	ç
New Timer-Overflow Toggle Output	10
Timer T2	1(
Capture Mode	1(
Auto-Reload Mode (Up or Down Counter)	10
Baud Rate Generator Mode	1
Programmable Clock-Out	1 <sup>,</sup>
	13
Watchdog Function	13
Watchdog Control Register (WDCON)	1:
Watchdog Detailed Operation	1:
WDCON Register Bit Definitions	14
JARTS	14
Serial Port Control Register	1
TI Flag	1
9-bit Mode	1
Bypassing Double Buffering	1
Note Regarding Older XA-G30 Devices	1
CLOCKING SCHEME/BAUD RATE GENERATION	10
Using Timer 2 to Generate Baud Rates	16
Prescaler Select for Timer Clock (TCLK)	16
JART INTERRUPT SCHEME	17
Error Handling, Status Flags and Break Detect	17
Multiprocessor Communications	17
Automatic Address Recognition	17
O PORT OUTPUT CONFIGURATION	19
EXTERNAL BUS	19
RESET	19
RESET OPTIONS	19
POWER REDUCTION MODES	19
NTERRUPTS	20
ABSOLUTE MAXIMUM RATINGS	2'
DC ELECTRICAL CHARACTERISTICS	2'
AC ELECTRICAL CHARACTERISTICS	22
AC ELECTRICAL CHARACTERISTICS (VDD = 4.5 V TO 5.5 V)	22
AC ELECTRICAL CHARACTERISTICS (VDD = 2.7 V TO 4.5 V)	23
	- 33

2002 Mar 25

- Instruction set tailored for high level language support
- Multi-tasking and real-time executives that include up to 32 vectored interrupts, 16 software traps, segmented data memory, and banked registers to support context switching
- Low power operation, which is intrinsic to the XA architecture, includes power-down and idle modes.

More detailed information on the core is available in the XA User Guide.

#### **SPECIFIC FEATURES OF THE XA-G30**

- 20-bit address range, 1 megabyte each program and data space. (Note that the XA architecture supports up to 24 bit addresses.)
- 2.7 V to 5.5 V operation
- 512 bytes of on-chip data RAM
- Three counter/timers with enhanced features (equivalent to 80C51 T0, T1, and T2)
- Watchdog timer
- Two enhanced UARTs
- Four 8-bit I/O ports with 4 programmable output configurations
- 44-pin PLCC and 44-pin LQFP packages

#### FAMILY DESCRIPTION

The Philips Semiconductors XA (eXtended Architecture) family of 16-bit single-chip microcontrollers is powerful enough to easily handle the requirements of high performance embedded applications, yet inexpensive enough to compete in the market for high-volume, low-cost applications.

The XA family provides an upward compatibility path for 80C51 users who need higher performance and 64k or more of program memory. Existing 80C51 code can also easily be translated to run on XA microcontrollers.

The performance of the XA architecture supports the comprehensive bit-oriented operations of the 80C51 while incorporating support for multi-tasking operating systems and high-level languages such as C. The speed of the XA architecture, at 10 to 100 times that of the 80C51, gives designers an easy path to truly high performance embedded control.

The XA architecture supports:

**ORDERING INFORMATION** 

- Upward compatibility with the 80C51 architecture
- 16-bit fully static CPU with a 24-bit program and data address range
- Eight 16-bit CPU registers each capable of performing all arithmetic and logic operations as well as acting as memory pointers. Operations may also be performed directly to memory.
- Both 8-bit and 16-bit CPU registers, each capable of performing all arithmetic and logic operations.
- An enhanced instruction set that includes bit intensive logic operations and fast signed or unsigned 16 × 16 multiply and 32 / 16 divide

	Package	Package												
Type number	Name	Description	Temperature Range (°C)	Version										
PXAG30KBBD	LQFP44	plastic low profile quad flat package; 44 leads; body $10 \times 10 \times 1.4$ mm	0 to +70	SOT389-1										
PXAG30KBA	PLCC44	plastic leaded chip carrier; 44 leads	0 to +70	SOT187-2										
PXAG30KFBD	LQFP44	plastic low profile quad flat package; 44 leads; body $10 \times 10 \times 1.4$ mm	-40 to +85	SOT389-1										
PXAG30KFA	PLCC44	plastic leaded chip carrier; 44 leads	-40 to +85	SOT187-2										

Product data

XA-G30

#### PIN CONFIGURATIONS 44-Pin PLCC Package



#### 44-Pin LQFP Package



#### LOGIC SYMBOL



#### **BLOCK DIAGRAM**



XA-G30

### **PIN DESCRIPTIONS**

MNEMONIC	PIN.	NO.	TYPE										
MNEMONIC	PLCC	LQFP	TIPE		NAME AND FUNCTION								
V <sub>SS</sub>	1, 22	16	I	Ground: 0 V referen	ce.								
V <sub>DD</sub>	23, 44	17	I	Power Supply: This	ower Supply: This is the power supply voltage for normal, idle, and power down operation.								
P0.0 – P0.7	43–36	37–30	I/O	written to them and a port 0 pins as inputs	B-bit I/O port with a user-configurable output type. Port 0 latches have 1s are configured in the quasi-bidirectional mode during reset. The operation of and outputs depends upon the port configuration selected. Each port pin is ently. Refer to the section on I/O port configuration and the DC Electrical etails.								
				When the external p byte and address lin	rogram/data bus is used, Port 0 becomes the multiplexed low data/instruction es 4 through 11.								
P1.0 – P1.7	2–9	40–44, 1–3	I/O	written to them and a port 1 pins as inputs configured independ	<b>Port 1:</b> Port 1 is an 8-bit I/O port with a user-configurable output type. Port 1 latches have 1s written to them and are configured in the quasi-bidirectional mode during reset. The operation of port 1 pins as inputs and outputs depends upon the port configuration selected. Each port pin is configured independently. Refer to the section on I/O port configuration and the DC Electrical Characteristics for details.								
				Port 1 also provides	special functions as described below.								
	2	40	0		configured for an 8 bit width. When the external data bus is configured for a bit width, this pin becomes the high byte write strobe.								
	3	41	0	A1:	Address bit 1 of the external address bus.								
	4	42	0	A2:	Address bit 2 of the external address bus.								
	5	43	0	A3:	Address bit 3 of the external address bus.								
	6	44	1	RxD1 (P1.4):	Receiver input for serial port 1.								
	7	1	0	TxD1 (P1.5):	Transmitter output for serial port 1.								
	8	2	I/O	T2 (P1.6):	Timer/counter 2 external count input/clockout.								
	9	3	1	T2EX (P1.7):	Timer/counter 2 reload/capture/direction control								
P2.0 – P2.7	24–31	18–25	1/0	written to them and a port 2 pins as inputs configured independ Characteristics for de When the external pro data/instruction byte a	B-bit I/O port with a user-configurable output type. Port 2 latches have 1s are configured in the quasi-bidirectional mode during reset. The operation of and outputs depends upon the port configuration selected. Each port pin is ently. Refer to the section on I/O port configuration and the DC Electrical etails. bgram/data bus is used in 16-bit mode, Port 2 becomes the multiplexed high nd address lines 12 through 19. When the external program/data bus is used in er of address lines that appear on port 2 is user programmable.								
P3.0 – P3.7	11, 13–19	5, 7–13	I/O	written to them and a port 3 pins as inputs configured independ Characteristics for de									
			Ι.		various special functions as described below.								
	11	5		RxD0 (P3.0):	Receiver input for serial port 0.								
	13	7	0	TxD0 (P3.1):	Transmitter output for serial port 0.								
	14	8		INTO (P3.2):	External interrupt 0 input.								
	15	9		INT1 (P3.3):	External interrupt 1 input.								
	16	10	1/0	T0 (P3.4):	Timer 0 external input, or timer 0 overflow output.								
	17	11	I/O	T1/BUSW (P3.5)	Timer 1 external input, or timer 1 overflow output. The value on this pin is latched as the external reset input is released and defines the default external data bus width (BUSW). 0 = 8-bit bus and 1 = 16-bit bus.								
	18	12	0	WRL (P3.6):	External data memory low byte write strobe.								
	19	13	0	RD (P3.7):	External data memory read strobe.								
RST	10	4	I	their default states, a	pin resets the microcontroller, causing I/O ports and peripherals to take on and the processor to begin execution at the address contained in the reset section on Reset for details.								
ALE/PROG	33	27	I/O	latch the address po	<b>ble/Program Pulse:</b> A high output on the ALE pin signals external circuitry to rtion of the multiplexed address/data bus. A pulse on ALE occurs only when it process a bus cycle.								

XA-G30

MNEMONIC	PIN.	NO.	ТҮРЕ	NAME AND FUNCTION
	PLCC	LQFP		
PSEN	32	26	0	<b>Program Store Enable:</b> The read strobe for external program memory. When the microcontroller accesses external program memory, <u>PSEN</u> is driven low in order to enable memory devices. <u>PSEN</u> is only active when external code accesses are performed.
EĀ/WAIT	35	29	I	<b>External Access/Wait:</b> The EA input determines whether the internal program memory of the microcontroller is used for code execution. The value on the EA pin is latched as the external reset input is released and applies during later execution. When latched as a 0, external program memory is used exclusively. EA must be LOW since the XA-G30 does not have on-chip code memory. After reset is released, this pin takes on the function of bus Wait input. If Wait is asserted high during any external bus access, that cycle will be extended until Wait is released.
XTAL1	21	15	I	Crystal 1: Input to the inverting amplifier used in the oscillator circuit and input to the internal clock generator circuits.
XTAL2	20	14	0	Crystal 2: Output from the oscillator amplifier.

### SPECIAL FUNCTION REGISTERS

NAME	DESCRIPTION	SFR ADDRESS	MSB		BIT FUN	CTIONS /	AND ADD	RESSES		LSB	RESET VALUE
BCR	Bus configuration register	46A	—	—	—	WAITD	BUSD	BC2	BC1	BC0	Note 1
BTRH	Bus timing register high byte	469	DW1	DW0	DWA1	DWA0	DR1	DR0	DRA1	DRA0	FF
BTRL	Bus timing register low byte	468	WM1	WM0	ALEW	—	CR1	CR0	CRA1	CRA0	EF
cs	Code segment	443									00
DS	Data segment	441									00
ES	Extra segment	442	33F	33E	33D	33C	33B	33A	339	338	00
IEH*	Interrupt enable high byte	427	_	_	_	-	ETI1	ERI1	ETI0	ERI0	00
			337	336	335	334	333	332	331	330	1
IEL*	Interrupt enable low byte	426	EA	—	—	ET2	ET1	EX1	ET0	EX0	00
IPA0	Interrupt priority 0	4A0			PT0		_		PX0		00
IPA1	Interrupt priority 1	4A1	_		PT1		_		PX1		00
IPA2	Interrupt priority 2	4A2	_				—		PT2		00
IPA4	Interrupt priority 4	4A4	—		PTI0		—		PRI0		00
IPA5	Interrupt priority 5	4A5	_		PTI1		—		PRI1		00
			387	386	385	384	383	382	381	380	1
P0*	Port 0	430	AD7	AD6	AD5	AD4	AD3	AD2	AD1	AD0	FF
			38F	38E	38D	38C	38B	38A	389	388	]
P1*	Port 1	431	T2EX	T2	TxD1	RxD1	A3	A2	A1	WRH	FF
			397	396	395	394	393	392	391	390	]
P2*	Port 2	432	P2.7	P2.6	P2.5	P2.4	P2.3	P2.2	P2.1	P2.0	FF

XA-G30

# XA 16-bit microcontroller family 512 B RAM, watchdog, 2 UARTs

NAME	DESCRIPTION	SFR ADDRESS	MSB		BIT FUN		AND ADD	RESSES		LSB	RESET VALUE
			39F	39E	39D	39C	39B	39A	399	398	
P3*	Port 3	433	RD	WR	T1	Т0	INT1	INT0	TxD0	RxD0	FF
P0CFGA	Port 0 configuration A	470									Note 5
P1CFGA	Port 1 configuration A	471									Note 5
P2CFGA	Port 2 configuration A	472									Note 5
P3CFGA	Port 3 configuration A	473									Note 5
P0CFGB	Port 0 configuration B	4F0									Note 5
P1CFGB	Port 1 configuration B	4F1									Note 5
P2CFGB	Port 2 configuration B	4F2									Note 5
P3CFGB	Port 3 configuration B	4F3									Note 5
			227	226	225	224	223	222	221	220	
PCON*	Power control register	404	—	—	—	—	—	—	PD	IDL	00
			20F	20E	20D	20C	20B	20A	209	208	
PSWH*	Program status word (high byte)	401	SM	ТМ	RS1	RS0	IM3	IM2	IM1	IMO	Note 2
			207	206	205	204	203	202	201	200	]
PSWL*	Program status word (low byte)	400	С	AC	-	—	—	V	Ν	Z	Note 2
			217	216	215	214	213	212	211	210	]
PSW51*	80C51 compatible PSW	402	С	AC	F0	RS1	RS0	V	F1	Р	Note 3
RTH0	Timer 0 extended reload, high byte	455									00
RTH1	Timer 1 extended reload, high byte	457									00
RTL0	Timer 0 extended reload, low byte	454									00
RTL1	Timer 1 extended reload, low byte	456	307	306	305	304	303	302	301	300	00
S0CON*	Serial port 0 control register	420	SM0_0	SM1_0	SM2_0	REN_0	TB8_0	RB8_0	TI_0	RI_0	00
00001		420	30F	30E	30D	30C	30B	30A	309	308	
S0STAT*	Serial port 0 extended status	421					FE0	BR0	OE0	STINTO	00
SOBUF	Serial port 0 buffer register	460					TLO	BILO	OLU	Onitio	x
SOADDR	Serial port 0 address register	461									00
S0ADEN	Serial port 0 address enable register	462									00
			327	326	325	324	323	322	321	320	
S1CON*	Serial port 1 control register	424	SM0_1	SM1_1	SM2_1	REN_1	TB8_1	RB8_1	TI_1	RI_1	00
			32F	32E	32D	32C	32B	32A	329	328	
S1STAT*	Serial port 1 extended status	425	—	—	—	—	FE1	BR1	OE1	STINT1	00
S1BUF	Serial port 1 buffer register	464									х
S1ADDR S1ADEN	Serial port 1 address register Serial port 1 address enable register	465 466									00 00
SCR	System configuration register	440	_	_		<u> </u>	PT1	PT0	СМ	PZ	00
			21F	21E	21D	21C	21B	21A	219	218	1
SSEL*	Segment selection register	403	ESWEN	R6SEG	R5SEG	R4SEG	R3SEG	R2SEG	R1SEG	R0SEG	00
SWE	Software Interrupt Enable	47A	_	SWE7	SWE6	SWE5	SWE4	SWE3	SWE2	SWE1	00

		SFR			BIT FUN	CTIONS	AND ADD	RESSES			RESET
NAME	DESCRIPTION	ADDRESS	MSB							LSB	VALUE
			357	356	355	354	353	352	351	350	
SWR*	Software Interrupt Request	42A	_	SWR7	SWR6	SWR5	SWR4	SWR3	SWR2	SWR1	00
			2C7	2C6	2C5	2C4	2C3	2C2	2C1	2C0	1
T2CON*	Timer 2 control register	418	TF2	EXF2	RCLK0	TCLK0	EXEN2	TR2	C/T2	CP/RL2	00
			2CF	2CE	2CD	2CC	2CB	2CA	2C9	2C8	1
T2MOD*	Timer 2 mode control	419	—	—	RCLK1	TCLK1	—	—	T2OE	DCEN	00
TH2	Timer 2 high byte	459									00
TL2	Timer 2 low byte	458									00
T2CAPH	Timer 2 capture register, high byte	45B									00
T2CAPL	Timer 2 capture register, low byte	45A									00
			287	286	285	284	283	282	281	280	
TCON*	Timer 0 and 1 control register	410	TF1	TR1	TF0	TR0	IE1	IT1	IE0	IT0	00
TH0	Timer 0 high byte	451					•				00
TH1	Timer 1 high byte	453									00
TL0	Timer 0 low byte	450									00
TL1	Timer 1 low byte	452									00
TMOD	Timer 0 and 1 mode control	45C	GATE	C/T	M1	MO	GATE	C/T	M1	MO	00
			28F	28E	28D	28C	28B	28A	289	288	]
TSTAT*	Timer 0 and 1 extended status	411	—	—	—	—	—	T1OE	—	T0OE	00
			2FF	2FE	2FD	2FC	2FB	2FA	2F9	2F8	1
WDCON*	Watchdog control register	41F	PRE2	PRE1	PRE0	—	— —	WDRUN	WDTOF	—	Note 6
WDL	Watchdog timer reload	45F		-	-	-	-	-		ē	00
WFEED1	Watchdog feed 1	45D									x
WFEED2	Watchdog feed 2	45E									x

NOTES:

SFRs are bit addressable.

1. At reset, the BCR register is loaded with the binary value 0000 0a11, where "a" is the value on the BUSW pin. This defaults the address bus size to 20 bits since the XA-G30 has only 20 address lines.

2. SFR is loaded from the reset vector.

3. All bits except F1, F0, and P are loaded from the reset vector. Those bits are all 0.

Unimplemented bits in SFRs are X (unknown) at all times. Ones should not be written to these bits since they may be used for other purposes in future XA derivatives. The reset value shown for these bits is 0.
 Port configurations default to quasi-bidirectional when the XA begins execution from internal code memory after reset, based on the

5. Port configurations default to quasi-bidirectional when the XA begins execution from internal code memory after reset, based on the condition found on the EA pin. Thus all PnCFGA registers will contain FF and PnCFGB registers will contain 00. When the XA begins execution using external code memory, the default configuration for pins that are associated with the external bus will be push-pull. The PnCFGA and PnCFGB register contents will reflect this difference.

6. The WDCON reset value is E6 for a Watchdog reset, E4 for all other reset causes.

7. The XA-G30 implements an 8-bit SFR bus, as stated in Chapter 8 of the XA User Guide. All SFR accesses must be 8-bit operations. Attempts to write 16 bits to an SFR will actually write only the lower 8 bits. Sixteen bit SFR reads will return undefined data in the upper byte.

#### XA-G30 TIMER/COUNTERS

The XA has two standard 16-bit enhanced Timer/Counters: Timer 0 and Timer 1. Additionally, it has a third 16-bit Up/Down timer/counter, T2. A central timing generator in the XA core provides the time-base for all XA Timers and Counters. The timer/event counters can perform the following functions:

- Measure time intervals and pulse duration
- Count external events
- Generate interrupt requests
- Generate PWM or timed output waveforms

All of the timer/counters (Timer 0, Timer 1 and Timer 2) can be independently programmed to operate either as timers or event counters via the C/T bit in the TnCON register. All timers count up unless otherwise stated. These timers may be dynamically read during program execution.

The base clock rate of all of the timers is user programmable. This applies to timers T0, T1, and T2 when running in timer mode (as opposed to counter mode), and the watchdog timer. The clock driving the timers is called TCLK and is determined by the setting of two bits (PT1, PT0) in the System Configuration Register (SCR). The frequency of TCLK may be selected to be the oscillator input divided by 4 (Osc/4), the oscillator input divided by 16 (Osc/16), or the oscillator input divided by 64 (Osc/64). This gives a range of possibilities for the XA timer functions, including baud rate

generation, Timer 2 capture. Note that this single rate setting applies to all of the timers.

When timers T0, T1, or T2 are used in the counter mode, the register will increment whenever a falling edge (high to low transition) is detected on the external input pin corresponding to the timer clock. These inputs are sampled once every 2 oscillator cycles, so it can take as many as 4 oscillator cycles to detect a transition. Thus the maximum count rate that can be supported is Osc/4. The duty cycle of the timer clock inputs is not important, but any high or low state on the timer clock input pins must be present for 2 oscillator cycles before it is guaranteed to be "seen" by the timer logic.

#### Timer 0 and Timer 1

The "Timer" or "Counter" function is selected by control bits C/T in the special function register TMOD. These two Timer/Counters have four operating modes, which are selected by bit-pairs (M1, M0) in the TMOD register. Timer modes 1, 2, and 3 in XA are kept identical to the 80C51 timer modes for code compatibility. Only the mode 0 is replaced in the XA by a more powerful 16-bit auto-reload mode. This will give the XA timers a much larger range when used as time bases.

The recommended M1, M0 settings for the different modes are shown in Figure 2.

SCR Adı Not Bit Addressa Reset Value: 001		MSB LSB — — — PT1 PT0 CM PZ
PT1	PT0	OPERATING
		Prescaler selection.
0	0	Osc/4
0	1	Osc/16
1	0	Osc/64
1	1	Reserved
СМ		Compatibility Mode allows the XA to execute most translated 80C51 code on the XA. The XA register file must copy the 80C51 mapping to data memory and mimic the 80C51 indirect addressing scheme.
PZ		Page Zero mode forces all program and data addresses to 16-bits only. This saves stack space and speeds up execution but limits memory access to 64k.

Figure 1. System Configuration Register (SCR)

TMOD Ad Not Bit Addressa Reset Value: 00H		MSB GATE C/T	M1	MO	GATE	C/T	M1	LSB M0			
			· ~				·				
		ти	IER 1			TIM	ER 0				
	GATE		Gating control when set. Timer/Counter "n" is enabled only while "INTn" pin is high and "TRn" control bit is set. When cleared Timer "n" is enabled whenever "TRn" control bit is set.								
	C/T	Timer or Counter Set for Counter op					ı (input fro	m internal	system clock.)		
M1	MO	OPERATING									
0	0	16-bit auto-reload	timer/cou	nter							
0	1	16-bit non-auto-re	oad time	/counte	r						
1	0	8-bit auto-reload ti	mer/coun	ter							
1	1	Dual 8-bit timer m	ode (time	r 0 only)					SU00605		

Figure 2. Timer/Counter Mode Control (TMOD) Register

#### New Enhanced Mode 0

For timers T0 or T1 the 13-bit count mode on the 80C51 (current Mode 0) has been replaced in the XA with a 16-bit auto-reload mode. Four additional 8-bit data registers (two per timer: RTHn and RTLn) are created to hold the auto-reload values. In this mode, the TH overflow will set the TF flag in the TCON register and cause both the TL and TH counters to be loaded from the RTL and RTH registers respectively.

These new SFRs will also be used to hold the TL reload data in the 8-bit auto-reload mode (Mode 2) instead of TH.

The overflow rate for Timer 0 or Timer 1 in Mode 0 may be calculated as follows:

Timer\_Rate = Osc / (N \* (65536 - Timer\_Reload\_Value))

where N = the TCLK prescaler value: 4 (default), 16, or 64.

#### Mode 1

Mode 1 is the 16-bit non-auto reload mode.

#### Mode 2

Mode 2 configures the Timer register as an 8-bit Counter (TLn) with automatic reload. Overflow from TLn not only sets TFn, but also reloads TLn with the contents of RTLn, which is preset by software. The reload leaves THn unchanged.

Mode 2 operation is the same for Timer/Counter 0.

The overflow rate for Timer 0 or Timer 1 in Mode 2 may be calculated as follows:

Timer\_Rate = Osc / (N \* (256 - Timer\_Reload\_Value))

where N = the TCLK prescaler value: 4, 16, or 64.

#### Mode 3

Timer 1 in Mode 3 simply holds its count. The effect is the same as setting TR1 = 0.

Timer 0 in Mode 3 establishes TL0 and TH0 as two separate counters. TL0 uses the Timer 0 control bits: C/T, GATE, TR0, INT0, and TF0. TH0 is locked into a timer function and takes over the use of TR1 and TF1 from Timer 1. Thus, TH0 now controls the "Timer 1" interrupt.

Mode 3 is provided for applications requiring an extra 8-bit timer. When Timer 0 is in Mode 3, Timer 1 can be turned on and off by switching it out of and into its own Mode 3, or can still be used by the serial port as a baud rate generator, or in fact, in any application not requiring an interrupt.

	ess:410	MS	SB							LSB			
Bit Addressable Reset Value: 00H		1	TF1	TR1	TF0	TR0	IE1	IT1	IE0	IT0			
ВІТ	SYMBOL	FUNCTIC	JNCTION										
TCON.7	TF1	This flag	mer 1 overflow flag. Set by hardware on Timer/Counter overflow. his flag will not be set if T1OE (TSTAT.2) is set. eared by hardware when processor vectors to interrupt routine, or by clearing the bit in software.										
TCON.6	TR1	Timer 1 R	ner 1 Run control bit. Set/cleared by software to turn Timer/Counter 1 on/off.										
TCON.5	TF0	This flag	Timer 0 overflow flag. Set by hardware on Timer/Counter overflow. This flag will not be set if TOOE (TSTAT.0) is set. Cleared by hardware when processor vectors to interrupt routine, or by clearing the bit in software.										
TCON.4	TR0	Timer 0 R	Run cor	ntrol bit. S	Set/cleared	d by softwa	are to turr	Timer/Co	ounter 0 o	n/off.			
TCON.3	IE1	Interrupt <sup>-</sup> Cleared v				are when	external i	nterrupt e	dge detec	ted.			
TCON.2	IT1	Interrupt <sup>-</sup> external i			t. Set/clea	red by sol	tware to s	pecify fall	ling edge/	low level t	riggered		
TCON.1	IE0		nterrupt 0 Edge flag. Set by hardware when external interrupt edge detected. Cleared when interrupt processed.										
TCON.0	IT0		Interrupt 0 Type control bit. Set/cleared by software to specify falling edge/low level triggered external interrupts.										
											SU00604C		

Figure 3. Timer/Counter Control (TCON) Register

XA-G30

T2CON Addres	ss:418	MSB							LSB		
Bit Addressable Reset Value: 00H		TF2	TF2     EXF2     RCLK0     TCLK0     EXEN2     TR2     C2 or T2     CP or RL2								
BIT	SYMBOL	FUNCTION									
T2CON.7	TF2		are 2 overflow flag. Set by hardware on Timer/Counter overflow. Must be cleared by software. 2 will not be set when RCLK0, RCLK1, TCLK0, TCLK1 or T2OE=1.								
T2CON.6	EXF2		er 2 external flag is set when a capture or reload occurs due to a negative transition on T2EX (and EN2 is set). This flag will cause a Timer 2 interrupt when this interrupt is enabled. EXF2 is cleared by								
T2CON.5	RCLK0	Receive Clock F	ag.								
T2CON.4	TCLK0	Transmit Clock F UART0 instead of			LK0 are u	sed to sel	ect Timer	2 overflov	w rate as a	a clock source for	
T2CON.3	EXEN2	Timer 2 external	enable bi	t allows a	capture or	reload to	occur due	e to a neg	ative trans	ition on T2EX.	
T2CON.2	TR2	Start=1/Stop=0 d	ontrol for	Timer 2.							
T2CON.1	C2 or T2	0=Internal timer	mer or counter select.								
T2CON.0		If CP/RL2 & EXE 0, EXEN2=1 auto	Capture/Reload flag. f CP/RL2 & EXEN2=1 captures will occur on negative transitions of T2EX. EXEN2=1 auto reloads occur with either Timer 2 overflows or negative transitions at T2EX. f RCLK or TCLK=1 the timer is set to auto reload on Timer 2 overflow, this bit has no effect.								
										SU00606	

Figure 4. Timer/Counter 2 Control (T2CON) Register

#### New Timer-Overflow Toggle Output

In the XA, the timer module now has two outputs, which toggle on overflow from the individual timers. The same device pins that are used for the T0 and T1 count inputs are also used for the new overflow outputs. An SFR bit (TnOE in the TSTAT register) is associated with each counter and indicates whether Port-SFR data or the overflow signal is output to the pin. These outputs could be used in applications for generating variable duty cycle PWM outputs (changing the auto-reload register values). Also variable frequency (Osc/8 to Osc/8,388,608) outputs could be achieved by adjusting the prescaler along with the auto-reload register values. With a 30.0MHz oscillator, this range would be 3.58Hz to 3.75MHz.

#### Timer T2

Timer 2 in the XA is a 16-bit Timer/Counter which can operate as either a timer or as an event counter. This is selected by C/T2 in the special function register T2CON. Upon timer T2 overflow/underflow, the TF2 flag is set, which may be used to generate an interrupt. It can be operated in one of three operating modes: auto-reload (up or down counting), capture, or as the baud rate generator (for either or both UARTs via SFRs T2MOD and T2CON). These modes are shown in Table 1.

#### Capture Mode

In the capture mode there are two options which are selected by bit EXEN2 in T2CON. If EXEN2 = 0, then timer 2 is a 16-bit timer or counter, which upon overflowing sets bit TF2, the timer 2 overflow bit. This will cause an interrupt when the timer 2 interrupt is enabled.

If EXEN2 = 1, then Timer 2 still does the above, but with the added feature that a 1-to-0 transition at external input T2EX causes the current value in the Timer 2 registers, TL2 and TH2, to be captured into registers RCAP2L and RCAP2H, respectively. In addition, the transition at T2EX causes bit EXF2 in T2CON to be set. This will cause an interrupt in the same fashion as TF2 when the Timer 2 interrupt is enabled. The capture mode is illustrated in Figure 7.

#### Auto-Reload Mode (Up or Down Counter)

In the auto-reload mode, the timer registers are loaded with the 16-bit value in T2CAPH and T2CAPL when the count overflows. T2CAPH and T2CAPL are initialized by software. If the EXEN2 bit in T2CON is set, the timer registers will also be reloaded and the EXF2 flag set when a 1-to-0 transition occurs at input T2EX. The auto-reload mode is shown in Figure 8.

In this mode, Timer 2 can be configured to count up or down. This is done by setting or clearing the bit DCEN (Down Counter Enable) in the T2MOD special function register (see Table 1). The T2EX pin then controls the count direction. When T2EX is high, the count is in the up direction, when T2EX is low, the count is in the down direction.

Figure 8 shows Timer 2, which will count up automatically, since DCEN = 0. In this mode there are two options selected by bit EXEN2 in the T2CON register. If EXEN2 = 0, then Timer 2 counts up to FFFFH and sets the TF2 (Overflow Flag) bit upon overflow. This causes the Timer 2 registers to be reloaded with the 16-bit value in T2CAPL and T2CAPH, whose values are preset by software. If EXEN2 = 1, a 16-bit reload can be triggered either by an overflow or by a 1-to-0 transition at input T2EX. This transition also sets the EXF2 bit. If enabled, either TF2 or EXF2 bit can generate the Timer 2 interrupt.

In Figure 9, the DCEN = 1; this enables the Timer 2 to count up or down. In this mode, the logic level of T2EX pin controls the direction of count. When a logic '1' is applied at pin T2EX, the Timer 2 will count up. The Timer 2 will overflow at FFFFH and set the TF2 flag, which can then generate an interrupt if enabled. This timer overflow, also causes the 16-bit value in T2CAPL and T2CAPH to be reloaded into the timer registers TL2 and TH2, respectively.

A logic '0' at pin T2EX causes Timer 2 to count down. When counting down, the timer value is compared to the 16-bit value contained in T2CAPH and T2CAPL. When the value is equal, the



timer register is loaded with FFFF hex. The underflow also sets the TF2 flag, which can generate an interrupt if enabled.

The external flag EXF2 toggles when Timer 2 underflows or overflows. This EXF2 bit can be used as a 17th bit of resolution, if needed. the EXF2 flag does not generate an interrupt in this mode. As the baud rate generator, timer T2 is incremented by TCLK.

#### **Baud Rate Generator Mode**

By setting the TCLKn and/or RCLKn in T2CON or T2MOD, the Timer 2 can be chosen as the baud rate generator for either or both UARTs. The baud rates for transmit and receive can be simultaneously different.

#### **Programmable Clock-Out**

A 50% duty cycle clock can be programmed to come out on P1.6. This pin, besides being a regular I/O pin, has two alternate functions. It can be programmed (1) to input the external clock for Timer/Counter 2 or (2) to output a 50% duty cycle clock ranging from 3.58Hz to 3.75MHz at a 30MHz operating frequency.

To configure the Timer/Counter 2 as a clock generator, bit C/T2 (in T2CON) must be cleared and bit T20E in T2MOD must be set. Bit TR2 (T2CON.2) also must be set to start the timer.

The Clock-Out frequency depends on the oscillator frequency and the reload value of Timer 2 capture registers (TCAP2H, TCAP2L) as shown in this equation:

#### TCLK 2 × (65536 - TCAP2H, TCAP2L)

In the Clock-Out mode Timer 2 roll-overs will not generate an interrupt. This is similar to when it is used as a baud-rate generator. It is possible to use Timer 2 as a baud-rate generator and a clock generator simultaneously. Note, however, that the baud-rate will be 1/8 of the Clock-Out frequency.

#### Table 1. Timer 2 Operating Modes

TR2	CP/RL2	RCLK+TCLK	DCEN	MODE
0	Х	Х	Х	Timer off (stopped)
1	0	0	0	16-bit auto-reload, counting up
1	0	0	1	16-bit auto-reload, counting up or down depending on T2EX pin
1	1	0	Х	16-bit capture
1	Х	1	Х	Baud rate generator

TSTAT Address:411 Bit Addressable		MSB							LSB
Reset Value: 00H		_	_	_	_	_	T1OE	_	TOOE
<b>BIT</b> TSTAT.2	SYMBOL T1OE	FUNCTION When 0, this bi When 1, T1 act							de.
TSTAT.0	TOOE	When 0, this bi When 1, T0 act	t allows th	ie T0 pin te	o clock Tir	ner 0 whe	en in the co	ounter mo	de. suoos

Figure 5. Timer 0 And 1 Extended Status (TSTAT)

	ddress:419		MSB	_						LSB	
Bit Addressable Reset Value: 00H				—	RCLK1	TCLK1	—		T2OE	DCEN	
BIT	SYMBOL	FUNC									
T2MOD.5	•••••		e Clock Fl	20							
				0							
T2MOD.4	TCLK1		Transmit Clock Flag. RCLK1 and TCLK1 are used to select Timer 2 overflow rate as a clock source for UART1 instead of Timer T1.								
T2MOD.1	T2OE		When 0, this bit allows the T2 pin to clock Timer 2 when in the counter mode. When 1, T2 acts as an output and toggles at every Timer 2 overflow.								
T2MOD.0	DCEN	Contro DCEN=	Controls count direction for Timer 2 in autoreload mode. DCEN=0 counter set to count up only DCEN=1 counter set to count up or down, depending on T2EX (see text).								
		DCEN:	=1 counter	set to co	unt up or o	down, dep	ending or	n 12EX (se	ee text).		SU00610

Figure 6. Timer 2 Mode Control (T2MOD)



Figure 7. Timer 2 in Capture Mode

Control

EXEN2



Figure 8. Timer 2 in Auto-Reload Mode (DCEN = 0)



Figure 9. Timer 2 Auto Reload Mode (DCEN = 1)

SU00704

#### WATCHDOG TIMER

The watchdog timer subsystem protects the system from incorrect code execution by causing a system reset when the watchdog timer underflows as a result of a failure of software to feed the timer prior to the timer reaching its terminal count. It is important to note that the watchdog timer is running after any type of reset and must be turned off by user software if the application does not use the watchdog function.

#### Watchdog Function

The watchdog consists of a programmable prescaler and the main timer. The prescaler derives its clock from the TCLK source that also drives timers 0, 1, and 2. The watchdog timer subsystem consists of a programmable 13-bit prescaler, and an 8-bit main timer. The main timer is clocked (decremented) by a tap taken from one of the top 8-bits of the prescaler as shown in Figure 10. The clock source for the prescaler is the same as TCLK (same as the clock source for the timers). Thus the main counter can be clocked as often as once every 32 TCLKs (see Table 2). The watchdog generates an underflow signal (and is autoloaded from WDL) when the watchdog is at count 0 and the clock to decrement the watchdog occurs. The watchdog is 8 bits wide and the autoload value can range from 0 to FFH. (The autoload value of 0 is permissible since the prescaler is cleared upon autoload).

This leads to the following user design equations. Definitions:  $t_{OSC}$  is the oscillator period, N is the selected prescaler tap value, W is the main counter autoload value, P is the prescaler value from Table 2,  $t_{MIN}$  is the minimum watchdog time-out value (when the autoload value is 0),  $t_{MAX}$  is the maximum time-out value (when the autoload value is FFH),  $t_{D}$  is the design time-out value.

 $t_{MIN} = t_{OSC} \times 4 \times 32 \text{ (W = 0, N = 4)}$ 

 $t_{MAX} = t_{OSC} \times 64 \times 4096 \times 256 \text{ (W} = 255, \text{ N} = 64)$ 

 $t_{D} = t_{OSC} \times N \times P \times (W + 1)$ 

The watchdog timer is not directly loadable by the user. Instead, the value to be loaded into the main timer is held in an autoload register. In order to cause the main timer to be loaded with the appropriate value, a special sequence of software action must take place. This operation is referred to as feeding the watchdog timer.

To feed the watchdog, two instructions must be sequentially executed successfully. No intervening SFR accesses are allowed, so interrupts should be disabled before feeding the watchdog. The instructions should move A5H to the WFEED1 register and then 5AH to the WFEED2 register. If WFEED1 is correctly loaded and WFEED2 is not correctly loaded, then an immediate watchdog reset will occur. The program sequence to feed the watchdog timer or cause new WDCON settings to take effect is as follows:

clr	ea	; disable global interrupts.
mov.b	wfeed1,#A5h	; do watchdog feed part 1
mov.b	wfeed2,#5Ah	; do watchdog feed part 2
setb	ea	; re-enable global interrupts.

This sequence assumes that the XA interrupt system is enabled and there is a possibility of an interrupt request occurring during the feed sequence. If an interrupt was allowed to be serviced and the service routine contained any SFR access, it would trigger a watchdog reset. If it is known that no interrupt could occur during the feed sequence, the instructions to disable and re-enable interrupts may be removed. The software must be written so that a feed operation takes place every  $t_D$  seconds from the last feed operation. Some tradeoffs may need to be made. It is not advisable to include feed operations in minor loops or in subroutines unless the feed operation is a specific subroutine.

To turn the watchdog timer completely off, the following code sequence should be used:

mov.b	wdcon,#0	; set WD control register to clear WDRUN.
mov.b	wfeed1,#A5h	; do watchdog feed part 1
mov.b	wfeed2,#5Ah	; do watchdog feed part 2

This sequence assumes that the watchdog timer is being turned off at the beginning of initialization code and that the XA interrupt system has not yet been enabled. If the watchdog timer is to be turned off at a point when interrupts may be enabled, instructions to disable and re-enable interrupts should be added to this sequence.

#### Watchdog Control Register (WDCON)

The reset values of the WDCON and WDL registers will be such that the watchdog timer has a timeout period of  $4\times4096\times t_{OSC}$  and the watchdog is running. WDCON can be written by software but the changes only take effect after executing a valid watchdog feed sequence.

PRE2	PRE1	PRE0	DIVISOR
0	0	0	32
0	0	1	64
0	1	0	128
0	1	1	256
1	0	0	512
1	0	1	1024
1	1	0	2048
1	1	1	4096

#### Table 2. Prescaler Select Values in WDCON

#### Watchdog Detailed Operation

When external  $\overline{\text{RESET}}$  is applied, the following takes place:

- Watchdog run control bit set to ON (1).
- Autoload register WDL set to 00 (min. count).
- Watchdog time-out flag cleared.
- Prescaler is cleared.
- Prescaler tap set to the highest divide.
- Autoload takes place.

When coming out of a hardware reset, the software should load the autoload register and then feed the watchdog (cause an autoload).

If the watchdog is running and happens to underflow at the time the external RESET is applied, the watchdog time-out flag will be cleared.







When the watchdog underflows, the following action takes place (see Figure 10):

- Autoload takes place.
- Watchdog time-out flag is set
- Watchdog run bit unchanged.
- Autoload (WDL) register unchanged.
- Prescaler tap unchanged.
- All other device action same as external reset.

Note that if the watchdog underflows, the program counter will be loaded from the reset vector as in the case of an internal reset. The watchdog time-out flag can be examined to determine if the watchdog has caused the reset condition. The watchdog time-out flag bit can be cleared by software.

#### WDCON Register Bit Definitions

PRE2	Prescaler Select 2, reset to 1
PRE1	Prescaler Select 1, reset to 1
PRE0	Prescaler Select 0, reset to 1
_	
_	
WDRUN	Watchdog Run Control bit, reset to 1
WDTOF	Timeout flag
—	-
	PRE0 — WDRUN WDTOF

#### UARTs

The XA-G30 includes 2 UART ports that are compatible with the enhanced UART used on the 8xC51FB. Baud rate selection is somewhat different due to the clocking scheme used for the XA timers.

Some other enhancements have been made to UART operation. The first is that there are separate interrupt vectors for each UART's transmit and receive functions. The UART transmitter has been double buffered, allowing packed transmission of data with no gaps between bytes and less critical interrupt service routine timing. A break detect function has been added to the UART. This operates independently of the UART itself and provides a start-of-break status bit that the program may test. Finally, an Overrun Error flag has been added to detect missed characters in the received data stream. The double buffered UART transmitter may require some software changes in code written for the original XA-G30 single buffered UART. Each UART baud rate is determined by either a fixed division of the oscillator (in UART modes 0 and 2) or by the timer 1 or timer 2 overflow rate (in UART modes 1 and 3).

Timer 1 defaults to clock both UART0 and UART1. Timer 2 can be programmed to clock either UART0 through T2CON (via bits R0CLK and T0CLK) or UART1 through T2MOD (via bits R1CLK and T1CLK). In this case, the UART not clocked by T2 could use T1 as the clock source.

The serial port receive and transmit registers are both accessed at Special Function Register SnBUF. Writing to SnBUF loads the transmit register, and reading SnBUF accesses a physically separate receive register.

The serial port can operate in 4 modes:

**Mode 0: Serial I/O expansion mode.** Serial data enters and exits through RxDn. TxDn outputs the shift clock. 8 bits are transmitted/received (LSB first). (The baud rate is fixed at 1/16 the oscillator frequency.)

**Mode 1: Standard 8-bit UART mode.** 10 bits are transmitted (through TxDn) or received (through RxDn): a start bit (0), 8 data bits (LSB first), and a stop bit (1). On receive, the stop bit goes into RB8 in Special Function Register SnCON. The baud rate is variable.

**Mode 2: Fixed rate 9-bit UART mode.** 11 bits are transmitted (through TxD) or received (through RxD): start bit (0), 8 data bits (LSB first), a programmable 9th data bit, and a stop bit (1). On Transmit, the 9th data bit (TB8\_n in SnCON) can be assigned the value of 0 or 1. Or, for example, the parity bit (P, in the PSW) could be moved into TB8\_n. On receive, the 9th data bit goes into RB8\_n in Special Function Register SnCON, while the stop bit is ignored. The baud rate is programmable to 1/32 of the oscillator frequency.

**Mode 3: Standard 9-bit UART mode.** 11 bits are transmitted (through TxDn) or received (through RxDn): a start bit (0), 8 data bits (LSB first), a programmable 9th data bit, and a stop bit (1). In fact, Mode 3 is the same as Mode 2 in all respects except baud rate. The baud rate in Mode 3 is variable.

In all four modes, transmission is initiated by any instruction that uses SnBUF as a destination register. Reception is initiated in Mode 0 by the condition  $RI_n = 0$  and  $REN_n = 1$ . Reception is initiated in the other modes by the incoming start bit if  $REN_n = 1$ .

#### Serial Port Control Register

The serial port control and status register is the Special Function Register SnCON, shown in Figure 12. This register contains not only the mode selection bits, but also the 9th data bit for transmit and receive (TB8\_n and RB8\_n), and the serial port interrupt bits (TI\_n and RI\_n).

#### TI Flag

In order to allow easy use of the double buffered UART transmitter feature, the TI\_n flag is set by the UART hardware under two conditions. The first condition is the completion of any byte transmission. This occurs at the end of the stop bit in modes 1, 2, or 3, or at the end of the eighth data bit in mode 0. The second condition is when SnBUF is written while the UART transmitter is idle. In this case, the TI\_n flag is set in order to indicate that the second UART transmitter buffer is still available.

Typically, UART transmitters generate one interrupt per byte transmitted. In the case of the XA UART, one additional interrupt is generated as defined by the stated conditions for setting the TI\_n flag. This additional interrupt does not occur if double buffering is bypassed as explained below. Note that if a character oriented approach is used to transmit data through the UART, there could be a second interrupt for each character transmitted, depending on the timing of the writes to SBUF. For this reason, it is generally better to bypass double buffering when the UART transmitter is used in character oriented mode. This is also true if the UART is polled rather than interrupt driven, and when transmission is character oriented rather than message or string oriented. The interrupt occurs at the end of the last byte transmitted when the UART becomes idle. Among other things, this allows a program to determine when a message has been transmitted completely. The interrupt service routine should handle this additional interrupt.

The recommended method of using the double buffering in the application program is to have the interrupt service routine handle a single byte for each interrupt occurrence. In this manner the program essentially does not require any special considerations for double buffering. Unless higher priority interrupts cause delays in the servicing of the UART transmitter interrupt, the double buffering will result in transmitted bytes being tightly packed with no intervening gaps.

#### 9-bit Mode

Please note that the ninth data bit (TB8) is not double buffered. Care must be taken to insure that the TB8 bit contains the intended data at the point where it is transmitted. Double buffering of the UART transmitter may be bypassed as a simple means of synchronizing TB8 to the rest of the data stream.

#### **Bypassing Double Buffering**

The UART transmitter may be used as if it is single buffered. The recommended UART transmitter interrupt service routine (ISR) technique to bypass double buffering first clears the TI\_n flag upon entry into the ISR, as in standard practice. This clears the interrupt that activated the ISR. Secondly, the TI\_n flag is cleared immediately following each write to SnBUF. This clears the interrupt flag that would otherwise direct the program to write to the second transmitter buffer. If there is any possibility that a higher priority interrupt might become active between the write to SnBUF and the clearing of the TI\_n flag, the interrupt system may have to be temporarily disabled during that sequence by clearing, then setting the EA bit in the IEL register.

#### Note Regarding Older XA-G30 Devices

Older versions of the XA-G30, XA-G37, and XA-G35 emulation bondout devices do not have the double buffering feature enabled. Contact factory for details.

### XA-G30

#### **CLOCKING SCHEME/BAUD RATE GENERATION**

The XA UARTS clock rates are determined by either a fixed division (modes 0 and 2) of the oscillator clock or by the Timer 1 or Timer 2 overflow rate (modes 1 and 3).

The clock for the UARTs in XA runs at 16x the Baud rate. If the timers are used as the source for Baud Clock, since maximum speed of timers/Baud Clock is Osc/4, the maximum baud rate is timer overflow divided by 16 i.e. Osc/64.

In Mode 0, it is fixed at Osc/16. In Mode 2, however, the fixed rate is Osc/32.

	00	Osc/4
Pre-scaler for all Timers T0,1,2	01	Osc/16
controlled by PT1, PT0	10	Osc/64
bits in SCR	11	reserved

#### Baud Rate for UART Mode 0:

Baud\_Rate = Osc/16

#### Baud Rate calculation for UART Mode 1 and 3:

Baud\_Rate = Timer\_Rate/16

Timer\_Rate = Osc/(N\*(Timer\_Range-Timer\_Reload\_Value))

where N = the TCLK prescaler value: 4, 16, or 64. and Timer\_Range = 256 for timer 1 in mode 2. 65536 for timer 1 in mode 0 and timer 2 in count up mode.

The timer reload value may be calculated as follows:

Timer\_Reload\_Value = Timer\_Range-(Osc/(Baud\_Rate\*N\*16))

#### NOTES:

- 1. The maximum baud rate for a UART in mode 1 or 3 is Osc/64.
- 2. The lowest possible baud rate (for a given oscillator frequency and N value) may be found by using a timer reload value of 0.
- 3. The timer reload value may never be larger than the timer range.
- If a timer reload value calculation gives a negative or fractional result, the baud rate requested is not possible at the given oscillator frequency and N value.

#### Baud Rate for UART Mode 2:

Baud\_Rate = Osc/32

	SOSTAT 4 S1STAT 4		MSB							LSB	
Bit Addressable Reset Value: 00H			_	—	_	—	FEn	BRn	OEn	STINTn	
BIT	SYMBOL	FUNCI	ION								
SnSTAT.3	FEn		Framing Error flag is set when the receiver fails to see a valid STOP bit at the end of the frame. Cleared by software.								
SnSTAT.2	BRn	it gives feature	Break Detect flag is set if a character is received with all bits (including STOP bit) being logic '0'. Thus it gives a "Start of Break Detect" on bit 8 for Mode 1 and bit 9 for Modes 2 and 3. The break detect feature operates independently of the UARTs and provides the START of Break Detect status bit that a user program may poll. Cleared by software.								
SnSTAT.1	OEn	the soft	Overrun Error flag is set if a new character is received in the receiver buffer while it is still full (before the software has read the previous character from the buffer), i.e., when bit 8 of a new byte is received while RI in SnCON is still set. Cleared by software.								
SnSTAT.0	STINTn		flag must be set to enable any of the above status flags to generate a receive interrupt (RIn). The way it can be cleared is by a software write to this register.								

#### Figure 11. Serial Port Extended Status (SnSTAT) Register (See also Figure 13 regarding Framing Error flag)

#### **Using Timer 2 to Generate Baud Rates**

Timer T2 is a 16-bit up/down counter in XA. As a baud rate generator, timer 2 is selected as a clock source for either/both UART0 and UART1 transmitters and/or receivers by setting TCLKn and/or RCLKn in T2CON and T2MOD. As the baud rate generator, T2 is incremented as Osc/N where N = 4, 16 or 64 depending on TCLK as programmed in the SCR bits PT1, and PTO. So, if T2 is the source of one UART, the other UART could be clocked by either T1 overflow or fixed clock, and the UARTs could run independently with different baud rates.

T2CON	bit5	bit4	
0x418	RCLK0	TCLK0	

T2MOD	bit5	bit4	
0x419	RCLK1	TCLK1	

#### Prescaler Select for Timer Clock (TCLK)

SCR	bit3	bit2	
0x440	PT1	PT0	

#### UART INTERRUPT SCHEME

There are separate interrupt vectors for each UART's transmit and receive functions.

	Vector Address	Interrupt Source	Arbitration
	A0H – A3H	UART 0 Receiver	7

Table 3. Vector Locations for UARTs in XA

A4H – A7HUART 0 Transmitter8A8H – ABHUART 1 Receiver9	
A8H – ABH UART 1 Receiver 9	
ACH – AFH UART 1 Transmitter 10	

#### NOTE:

The transmit and receive vectors could contain the same ISR address to work like a 8051 interrupt scheme

#### Error Handling, Status Flags and Break Detect

The UARTs in XA has the following error flags; see Figure 11.

#### Multiprocessor Communications

Modes 2 and 3 have a special provision for multiprocessor communications. In these modes, 9 data bits are received. The 9th one goes into RB8. Then comes a stop bit. The port can be programmed such that when the stop bit is received, the serial port interrupt will be activated only if RB8 = 1. This feature is enabled by setting bit SM2 in SCON. A way to use this feature in multiprocessor systems is as follows:

When the master processor wants to transmit a block of data to one of several slaves, it first sends out an address byte which identifies the target slave. An address byte differs from a data byte in that the 9th bit is 1 in an address byte and 0 in a data byte. With SM2 = 1, no slave will be interrupted by a data byte. An address byte, however, will interrupt all slaves, so that each slave can examine the received byte and see if it is being addressed. The addressed slave will clear its SM2 bit and prepare to receive the data bytes that will be coming. The slaves that weren't being addressed leave their SM2s set and go on about their business, ignoring the coming data bytes.

SM2 has no effect in Mode 0, and in Mode 1 can be used to check the validity of the stop bit although this is better done with the Framing Error (FE) flag. In a Mode 1 reception, if SM2 = 1, the receive interrupt will not be activated unless a valid stop bit is received.

#### Automatic Address Recognition

Automatic Address Recognition is a feature which allows the UART to recognize certain addresses in the serial bit stream by using hardware to make the comparisons. This feature saves a great deal of software overhead by eliminating the need for the software to examine every serial address which passes by the serial port. This feature is enabled by setting the SM2 bit in SCON. In the 9 bit UART modes, mode 2 and mode 3, the Receive Interrupt flag (RI) will be automatically set when the received byte contains either the "Given" address or the "Broadcast" address. The 9 bit mode requires that the 9th information bit is a 1 to indicate that the received information is an address and not data. Automatic address recognition is shown in Figure 14.

Using the Automatic Address Recognition feature allows a master to selectively communicate with one or more slaves by invoking the

Given slave address or addresses. All of the slaves may be contacted by using the Broadcast address. Two special Function Registers are used to define the slave's address, SADDR, and the address mask, SADEN. SADEN is used to define which bits in the SADDR are to be used and which bits are "don't care". The SADEN mask can be logically ANDed with the SADDR to create the "Given" address which the master will use for addressing each of the slaves. Use of the Given address allows multiple slaves to be recognized while excluding others. The following examples will help to show the versatility of this scheme:

Slave 0	SADDR	=	1100 0000
	SADEN	=	<u>1111 1101</u>
	Given	=	1100 00X0
Slave 1	SADDR	=	1100 0000
	SADEN	=	<u>1111 1110</u>
	Given	=	1100 000X

In the above example SADDR is the same and the SADEN data is used to differentiate between the two slaves. Slave 0 requires a 0 in bit 0 and it ignores bit 1. Slave 1 requires a 0 in bit 1 and bit 0 is ignored. A unique address for Slave 0 would be 1100 0010 since slave 1 requires a 0 in bit 1. A unique address for slave 1 would be 1100 0001 since a 1 in bit 0 will exclude slave 0. Both slaves can be selected at the same time by an address which has bit 0 = 0 (for slave 0) and bit 1 = 0 (for slave 1). Thus, both could be addressed with 1100 0000.

In a more complex system the following could be used to select slaves 1 and 2 while excluding slave 0:

Slave 0	SADDR	=	1100 0000
	SADEN	=	<u>1111 1001</u>
	Given	=	1100 0XX0
Slave 1	SADDR	=	1110 0000
	SADEN	=	<u>1111 1010</u>
	Given	=	1110 0X0X
Slave 2	SADDR	=	1110 0000
	SADEN	=	<u>1111 1100</u>
	Given	=	1110 00XX

In the above example the differentiation among the 3 slaves is in the lower 3 address bits. Slave 0 requires that bit 0 = 0 and it can be uniquely addressed by 1110 0110. Slave 1 requires that bit 1 = 0 and it can be uniquely addressed by 1110 and 0101. Slave 2 requires that bit 2 = 0 and its unique address is 1110 0011. To select Slaves 0 and 1 and exclude Slave 2 use address 1110 0100, since it is necessary to make bit 2 = 1 to exclude slave 2.

The Broadcast Address for each slave is created by taking the logical OR of SADDR and SADEN. Zeros in this result are teated as don't-cares. In most cases, interpreting the don't-cares as ones, the broadcast address will be FF hexadecimal.

Upon reset SADDR and SADEN are loaded with 0s. This produces a given address of all "don't cares" as well as a Broadcast address of all "don't cares". This effectively disables the Automatic Addressing mode and allows the microcontroller to use standard UART drivers which do not make use of this feature.

XA-G30

SnCON	Address:	S0CON 420 S1CON 424	MS	В						LSB	
Bit Addres	sable		SM	0 SN	/1 SM2	REN	TB8	RB8	TI	RI	
Reset Valu											
		Where S	M0, SM1 :	specify th	ne serial port m	ode, as f	ollows:				
		SM0	SM1	Mode	Description	Bau	d Rate				
		0	0	0	shift register	fos	<sub>SC</sub> /16				
		0	1	1	8-bit UART	var	riable				
		1	0	2	9-bit UART	fos	<sub>SC</sub> /32				
		1	1	3	9-bit UART	var	riable				
BIT	SYMBOL	FUNCTION									
SnCON.5	SM2	Enables the multipr will not be activated valid stop bit was no	if the rec	eived 9th	data bit (RB8)	is 0. In N					
SnCON.4	REN	Enables serial rece	ption. Set	by softw	are to enable r	eception.	Clear by	software t	o disable	reception.	
SnCON.3	TB8	The 9th data bit tha double buffered. Se			d in Modes 2 a	nd 3. Set	or clear b	y software	e as desire	ed. The TB	88 bit is not
SnCON.2	RB8	In Modes 2 and 3, i received. In Mode 0				ed. In Moo	de 1, if SN	12=0, RB8	is the sto	op bit that v	vas
SnCON.1	TI	Transmit interrupt fl Must be cleared by			her byte may b	e written	to the UA	RT transm	itter. See	text for de	tails.
SnCON.0	RI	Receive interrupt fla						Mode 0, o	at the en	d of the st	op bit time
				,							SU00597

Figure 12. Serial Port Control (SnCON) Register



Figure 13. UART Framing Error Detection



Figure 14. UART Multiprocessor Communication, Automatic Address Recognition

#### I/O PORT OUTPUT CONFIGURATION

Each I/O port pin can be user configured to one of 4 output types. The types are Quasi-bidirectional (essentially the same as standard 80C51 family I/O ports), Open-Drain, Push-Pull, and Off (high impedance). The default configuration after reset is Quasi-bidirectional. However, in the ROMless mode (the  $\overline{EA}$  pin is low at reset), the port pins that comprise the external data bus will default to push-pull outputs.

I/O port output configurations are determined by the settings in port configuration SFRs. There are 2 SFRs for each port, called PnCFGA and PnCFGB, where "n" is the port number. One bit in each of the 2 SFRs relates to the output setting for the corresponding port pin, allowing any combination of the 2 output types to be mixed on those port pins. For instance, the output type of port 1 pin 3 is controlled by the setting of bit 3 in the SFRs P1CFGA and P1CFGB.

Table 4 shows the configuration register settings for the 4 port output types. The electrical characteristics of each output type may be found in the DC Characteristic table.

**Table 4. Port Configuration Register Settings** 

PnCFGB	PnCFGA	Port Output Mode
0	0	Open Drain
0	1	Quasi-bidirectional
1	0	Off (high impedance)
1	1	Push-Pull

#### NOTE:

Mode changes may cause glitches to occur during transitions. When modifying both registers, WRITE instructions should be carried out consecutively.

#### **EXTERNAL BUS**

The external program/data bus allows for 8-bit or 16-bit bus width, and address sizes from 12 to 20 bits. The bus width is selected by an input at reset (see Reset Options below), while the address size is set by the program in a configuration register. If all off-chip code is selected (through the use of the  $\overline{EA}$  pin), the initial code fetches will be done with the maximum address size (20 bits).

#### RESET

The device is reset whenever a logic "0" is applied to RST for at least 10 microseconds, placing a low level on the pin re-initializes the on-chip logic. Reset must be asserted when power is initially applied to the XA and held until the oscillator is running.

The duration of reset must be extended when power is initially applied or when using reset to exit power down mode. This is due to the need to allow the oscillator time to start up and stabilize. For most power supply ramp up conditions, this time is 10 milliseconds. As it is brought high again, an exception is generated which causes the processor to jump to the address contained in the memory location 0000. The destination of the reset jump must be located in the first 64k of code address on power-up, all vectors are 16-bit values and so point to page zero addresses only. After a reset the RAM contents are indeterminate.



Figure 15. Recommended Reset Circuit

#### **RESET OPTIONS**

The EA pin is sampled on the rising edge of the RST pulse, and determines whether the device is to begin execution from internal or external code memory. EA pulled high configures the XA in single-chip mode. If EA is driven low, the device enters ROMless mode. After Reset is released, the EA/WAIT pin becomes a bus wait signal for external bus transactions.

The BUSW/P3.5 pin is weakly pulled high while reset is asserted, allowing simple biasing of the pin with a resistor to ground to select the alternate bus width. If the BUSW pin is not driven at reset, the weak pullup will cause a 1 to be loaded for the bus width, giving a 16-bit external bus. BUSW may be pulled low with a 2.7K or smaller value resistor, giving an 8-bit external bus. The bus width setting from the BUSW pin may be overridden by software once the user program is running.

Both  $\overline{\text{EA}}$  and BUSW must be held for three oscillator clock times after reset is deasserted to guarantee that their values are latched correctly.

#### POWER REDUCTION MODES

The XA-G30 supports Idle and Power Down modes of power reduction. The idle mode leaves some peripherals running to allow them to wake up the processor when an interrupt is generated. The power down mode stops the oscillator in order to minimize power. The processor can be made to exit power down mode via reset or one of the external interrupt inputs. In order to use an external interrupt to re-activate the XA while in power down mode, the external interrupt must be enabled and be configured to level sensitive mode. In power down mode, the power supply voltage may be reduced to the RAM keep-alive voltage (2 V), retaining the RAM, register, and SFR values at the point where the power down mode was entered.

### XA-G30

#### **INTERRUPTS**

The XA-G30 supports 38 vectored interrupt sources. These include 9 maskable event interrupts, 7 exception interrupts, 16 trap interrupts, and 7 software interrupts. The maskable interrupts each have 8 priority levels and may be globally and/or individually enabled or disabled.

The XA defines four types of interrupts:

- Exception Interrupts These are system level errors and other very important occurrences which include stack overflow, divide-by-0, and reset.
- Event interrupts These are peripheral interrupts from devices such as UARTs, timers, and external interrupt inputs.
- Software Interrupts These are equivalent of hardware interrupt, but are requested only under software control.
- Trap Interrupts These are TRAP instructions, generally used to call system services in a multi-tasking system.

Exception interrupts, software interrupts, and trap interrupts are generally standard for XA derivatives and are detailed in the *XA User Guide*. Event interrupts tend to be different on different XA derivatives.

The XA-G30 supports a total of 9 maskable event interrupt sources (for the various XA peripherals), seven software interrupts, 5 exception interrupts (plus reset), and 16 traps. The maskable event interrupts share a global interrupt disable bit (the EA bit in the IEL register) and each also has a separate individual interrupt enable bit (in the IEL or IEH registers). Only three bits of the IPA register values are used on the XA-G30. Each event interrupt Priority (IP) registers, IPA0 through IPA5. The value 0 in the IPA field gives the interrupt a priority 0, 9, the value 2 gives priority 10, etc. The result is the same as if all four bits were used and the top bit set for all values except 0. Details of the priority scheme may be found in the XA User Guide.

The complete interrupt vector list for the XA-G30, including all 4 interrupt types, is shown in the following tables. The tables include the address of the vector for each interrupt, the related priority register bits (if any), and the arbitration ranking for that interrupt source. The arbitration ranking determines the order in which interrupts are processed if more than one interrupt of the same priority occurs simultaneously.

#### Table 5. Interrupt Vectors

#### **EXCEPTION/TRAPS PRECEDENCE**

DESCRIPTION	VECTOR ADDRESS	ARBITRATION RANKING
Reset (h/w, watchdog, s/w)	0000–0003	0 (High)
Breakpoint (h/w trap 1)	0004–0007	1
Trace (h/w trap 2)	0008–000B	1
Stack Overflow (h/w trap 3)	000C-000F	1
Divide by 0 (h/w trap 4)	0010–0013	1
User RETI (h/w trap 5)	0014–0017	1
TRAP 0– 15 (software)	0040–007F	1

#### **EVENT INTERRUPTS**

DESCRIPTION	FLAG BIT	VECTOR ADDRESS	ENABLE BIT	INTERRUPT PRIORITY	ARBITRATION RANKING
External interrupt 0	IE0	0080–0083	EX0	IPA0.2–0 (PX0)	2
Timer 0 interrupt	TF0	0084–0087	ET0	IPA0.6-4 (PT0)	3
External interrupt 1	IE1	0088–008B	EX1	IPA1.2–0 (PX1)	4
Timer 1 interrupt	TF1	008C-008F	ET1	IPA1.6–4 (PT1)	5
Timer 2 interrupt	TF2(EXF2)	0090–0093	ET2	IPA2.2–0 (PT2)	6
Serial port 0 Rx	RI.0	00A0-00A3	ERI0	IPA4.2–0 (PRIO)	7
Serial port 0 Tx	TI.0	00A400A7	ETI0	IPA4.6–4 (PTIO)	8
Serial port 1 Rx	RI.1	00A800AB	ERI1	IPA5.2–0 (PRT1)	9
Serial port 1 Tx	TI.1	00AC-00AF	ETI1	IPA5.6–4 (PTI1)	10

#### SOFTWARE INTERRUPTS

DESCRIPTION	FLAG BIT	VECTOR ADDRESS	ENABLE BIT	INTERRUPT PRIORITY
Software interrupt 1	SWR1	0100–0103	SWE1	(fixed at 1)
Software interrupt 2	SWR2	0104–0107	SWE2	(fixed at 2)
Software interrupt 3	SWR3	0108–010B	SWE3	(fixed at 3)
Software interrupt 4	SWR4	010C-010F	SWE4	(fixed at 4)
Software interrupt 5	SWR5	0110–0113	SWE5	(fixed at 5)
Software interrupt 6	6 SWR6 0114–0117 SWE6 (fixed at 6)		(fixed at 6)	
Software interrupt 7	SWR7	0118–011B	SWE7	(fixed at 7)

#### **ABSOLUTE MAXIMUM RATINGS**

PARAMETER	RATING	UNIT
Operating temperature under bias	-55 to +125	°C
Storage temperature range	-65 to +150	°C
Voltage on $\overline{EA}/V_{PP}$ pin to $V_{SS}$	0 to +13.0	V
Voltage on any other pin to V <sub>SS</sub>	–0.5 to V <sub>DD</sub> +0.5 V	V
Maximum I <sub>OL</sub> per I/O pin	15	mA
Power dissipation (based on package heat transfer limitations, not device power consumption)	1.5	W

#### DC ELECTRICAL CHARACTERISTICS

 $V_{DD}$  = 2.7 V to 5.5 V unless otherwise specified;  $V_{DD}$  =  $T_{amb}$  = 0 to 70 °C for commercial, -40 °C to +85 °C for industrial, unless otherwise specified.

SYMBOL	PARAMETER	TEST CONDITIONS		UNIT		
STNIDUL	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Supplies		•				
I <sub>DD</sub>	Supply current operating <sup>9,10</sup>	f <sub>osc</sub> = 30 MHz, T <sub>amb</sub> = 0 to 70 °C	-	30	40	mA
I <sub>DD</sub>	Supply current operating <sup>9,10</sup>	f <sub>osc</sub> = 30 MHz, T <sub>amb</sub> = −40 to +85 °C	-	35	45	mA
I <sub>ID</sub>	Idle mode supply current <sup>9,10</sup>	f <sub>osc</sub> = 30 MHz	-	22	30	mA
I <sub>PD</sub>	Power-down current	T <sub>amb</sub> = 0 to 70 °C	-	15	100	μΑ
I <sub>PD</sub>	Power-down current	$T_{amb} = -40^{\circ}C \text{ to } +85^{\circ}C$	-		150	μΑ
V <sub>RAM</sub>	RAM-keep-alive voltage	RAM-keep-alive voltage	1.5		- 1	V
V <sub>IL</sub>	Input low voltage	-	-0.5		0.22 V <sub>DD</sub>	V
M	Input high voltage, except XTAL1, RST	At 5.0 V	2.2		-	V
V <sub>IH</sub>		At 3.3 V	2		- 1	V
V <sub>IH1</sub>	Input high voltage to XTAL1, RST	For both 3.0 & 5.0 V	0.7 V <sub>DD</sub>		-	V
V	Output low voltage all ports, ALE, PSEN <sup>3</sup>	I <sub>OL</sub> = 3.2mA, V <sub>DD</sub> = 5.0 V	-		0.5	V
V <sub>OL</sub>		1.0mA, V <sub>DD</sub> = 3.0 V	-		0.4	V
V	Output high voltage all parts ALE DEEN1	$I_{OH} = -100 \mu A, V_{DD} = 4.5 V$	2.4		- 1	V
V <sub>OH1</sub>	Output high voltage all ports, ALE, PSEN <sup>1</sup>	I <sub>OH</sub> = -15μA, V <sub>DD</sub> = 2.7 V	2.0		- 1	V
N/	Output high uphage north DO 2 ALE DOEN?	I <sub>OH</sub> = 3.2mA, V <sub>DD</sub> = 4.5 V	2.4		-	V
V <sub>OH2</sub>	Output high voltage, ports P0–3, ALE, PSEN <sup>2</sup>	I <sub>OH</sub> = 1mA, V <sub>DD</sub> = 2.7 V	2.2		-	V
C <sub>IO</sub>	Input/Output pin capacitance	-	-		15	pF
IIL	Logical 0 input current, P0–3 <sup>6</sup>	V <sub>IN</sub> = 0.45 V	-	-25	-75	μA
ILI	Input leakage current, P0–3 <sup>5</sup>	$V_{IN} = V_{IL} \text{ or } V_{IH}$	-		±10	μΑ
I <sub>TL</sub>	Logical 1 to 0 transition current all ports <sup>4</sup>	At 5.5 V	-		-650	μΑ

NOTES:

1. Ports in Quasi bi-directional mode with weak pull-up (applies to ALE, PSEN only during RESET).

2. Ports in Push-Pull mode, both pull-up and pull-down assumed to be same strength

3. In all output modes

4. Port pins source a transition current when used in quasi-bidirectional mode and externally driven from 1 to 0. This current is highest when V<sub>IN</sub> is approximately 2 V.

5. Measured with port in high impedance output mode.

6. Measured with port in quasi-bidirectional output mode.

7. Load capacitance for all outputs=80 pF.

 Under steady state (non-transient) conditions, I<sub>OL</sub> must be externally limited as follows: Maximum I<sub>OL</sub> per port pin: 15 mA (\*NOTE: This is 85°C specification for V<sub>DD</sub> = 5 V.) Maximum I<sub>OL</sub> per 8-bit port: 26 mA Maximum total L<sub>0</sub>, for all output: 71 mA

Maximum total  $I_{OL}$  for all output: 71 mA If  $I_{OL}$  exceeds the test condition,  $V_{OL}$  may exceed the related specification. Pins are not guaranteed to sink current greater than the listed test conditions.

9. See Figures 25, 26, 29, and 30 for  $I_{\text{DD}}$  test conditions, and Figures 27 and 28 for  $I_{\text{CC}}$  vs. Frequency.

Max. 5 V Active  $I_{DD}$  = (fosc × 1.33 mA) + 5 mA

Max. 5 V Idle I<sub>ID</sub> = (fosc  $\times$  0.87 mA) + 4 mA

10. V<sub>DDMIN</sub> = 2.85 V operating at  $f_{OSC}$  = 30 MHz and -40 °C to +85 °C

#### **AC ELECTRICAL CHARACTERISTICS**

 $V_{DD}$  = 2.7 V to 5.5 V;  $T_{amb}$  = 0 to +70 °C for commercial, -40 °C to +85 °C for industrial.

	FIGURE	FIGURE PARAMETER		VARIABL				
SYMBOL	FIGURE			MIN	MAX	UNIT		
External Clock								
f <sub>C</sub>		Oscillator frequency						
		All devices except PXAG30KFx		0	30	MHz		
		PXAG30KFx	V <sub>DD</sub> = 2.85 V to 5.5 V	0	30	MHz		
		$T_{amb} = -40 \ ^{\circ}C \text{ to } +85 \ ^{\circ}C$	V <sub>DD</sub> = 2.7 V to 2.85 V	0	25	MHz		
t <sub>C</sub>	22	Clock period and CPU timing cyc	le	1/f <sub>C</sub>		ns		
t <sub>CHCX</sub>	22	Clock high time		t <sub>C</sub> * 0.5		ns		
t <sub>CLCX</sub>	22	Clock low time		t <sub>C</sub> * 0.4		ns		
t <sub>CLCH</sub>	22	Clock rise time			5	ns		
t <sub>CHCL</sub>	22	Clock fall time			5	ns		

### AC ELECTRICAL CHARACTERISTICS ( $V_{DD}$ = 4.5 V TO 5.5 V) T<sub>amb</sub> = 0 to +70 °C for commercial, -40 °C to +85 °C for industrial.

0)/// 0.01	FIGURE	DADAMETED	VARIABL	VARIABLE CLOCK		
SYMBOL	FIGURE	PARAMETER	MIN	MAX	UNIT	
Address Cy	cle	•	•			
t <sub>CRAR</sub>	21	Delay from clock rising edge to ALE rising edge	10	46	ns	
t <sub>LHLL</sub>	16	ALE pulse width (programmable)	(V1 * t <sub>C</sub> ) – 6		ns	
t <sub>AVLL</sub>	16	Address valid to ALE de-asserted (set-up)	(V1 * t <sub>C</sub> ) – 12		ns	
t <sub>LLAX</sub>	16	Address hold after ALE de-asserted	(t <sub>C</sub> /2) – 10		ns	
Code Read	Cycle	•	-			
t <sub>PLPH</sub>	16	PSEN pulse width	(V2 * t <sub>C</sub> ) – 10		ns	
t <sub>LLPL</sub>	16	ALE de-asserted to PSEN asserted	(t <sub>C</sub> /2) - 7		ns	
t <sub>AVIVA</sub>	16	Address valid to instruction valid, ALE cycle (access time)		(V3 * t <sub>C</sub> ) – 36	ns	
t <sub>AVIVB</sub>	17	Address valid to instruction valid, non-ALE cycle (access time)		(V4 * t <sub>C</sub> ) – 29	ns	
t <sub>PLIV</sub>	16	PSEN asserted to instruction valid (enable time)		(V2 * t <sub>C</sub> ) – 29	ns	
t <sub>PXIX</sub>	16	Instruction hold after PSEN de-asserted	0		ns	
t <sub>PXIZ</sub>	16	Bus 3-State after PSEN de-asserted (disable time)		t <sub>C</sub> – 8	ns	
t <sub>IXUA</sub>	16	Hold time of unlatched part of address after instruction latched	0	-	ns	
Data Read C	Cycle			1		
t <sub>RLRH</sub>	18	RD pulse width	(V7 * t <sub>C</sub> ) – 10		ns	
tLLRL	18	ALE de-asserted to RD asserted	(t <sub>C</sub> /2) – 7		ns	
t <sub>AVDVA</sub>	18	Address valid to data input valid, ALE cycle (access time)		(V6 * t <sub>C</sub> ) – 36	ns	
t <sub>AVDVB</sub>	19	Address valid to data input valid, non-ALE cycle (access time)		(V5 * t <sub>C</sub> ) – 29	ns	
t <sub>RLDV</sub>	18	RD low to valid data in, enable time		(V7 * t <sub>C</sub> ) – 29	ns	
t <sub>RHDX</sub>	18	Data hold time after RD de-asserted	0		ns	
t <sub>RHDZ</sub>	18	Bus 3-State after RD de-asserted (disable time)		t <sub>C</sub> - 8	ns	
t <sub>DXUA</sub>	18	Hold time of unlatched part of address after data latched	0	Ŭ	ns	
Data Write C	Cycle					
twlwh	20	WR pulse width	(V8 * t <sub>C</sub> ) – 10		ns	
t <sub>LLWL</sub>	20	ALE falling edge to WR asserted	(V12 * t <sub>C</sub> ) – 10		ns	
t <sub>QVWX</sub>	20	Data valid before WR asserted (data setup time)	(V13 * t <sub>C</sub> ) – 22		ns	
twhqx	20	Data hold time after WR de-asserted (Note 6)	(V11 * t <sub>C</sub> ) – 5		ns	
t <sub>AVWL</sub>	20	Address valid to $\overline{WR}$ asserted (address setup time) (Note 5)	(V9 * t <sub>C</sub> ) – 22		ns	
tUAWH	20	Hold time of unlatched part of address after WR is de-asserted	$(V11 * t_C) - 7$		ns	
Wait Input			(1.1.1.10/			
t <sub>WTH</sub>	21	WAIT stable after bus strobe (RD, WR, or PSEN) asserted		(V10 * t <sub>C</sub> ) – 30	ns	
t <sub>WTL</sub>	21	WAIT hold after bus strobe ( $\overline{RD}$ , $\overline{WR}$ , or $\overline{PSEN}$ ) assertion	(V10 * t <sub>C</sub> ) – 5	(	ns	
-//1			(			

NOTES ON PAGE 23.

Product data

**XA-G30** 

### AC ELECTRICAL CHARACTERISTICS (V<sub>DD</sub> = 2.7 V to 4.5 V)

 $T_{amb} = 0$  to +70 °C for commercial, -40 °C to +85 °C for industrial.

OVMDO	FIGURE		VARIABL	UNIT	
SYMBOL FIGURI		PARAMETER	MIN		MAX
Address Cy	cle		•	•	
t <sub>CRAR</sub>	21	Delay from clock rising edge to ALE rising edge	15	60	ns
t <sub>LHLL</sub>	16	ALE pulse width (programmable)	(V1 * t <sub>C</sub> ) – 10		ns
t <sub>AVLL</sub>	16	Address valid to ALE de-asserted (set-up)	(V1 * t <sub>C</sub> ) – 18		ns
t <sub>LLAX</sub>	16	Address hold after ALE de-asserted	(t <sub>C</sub> /2) - 12		ns
Code Read	Cycle		-	· · · · · · · · · · · · · · · · · · ·	
t <sub>PLPH</sub>	16	PSEN pulse width	(V2 * t <sub>C</sub> ) – 12		ns
t <sub>LLPL</sub>	16	ALE de-asserted to PSEN asserted	(t <sub>C</sub> /2) - 9		ns
t <sub>AVIVA</sub>	16	Address valid to instruction valid, ALE cycle (access time)		(V3 * t <sub>C</sub> ) – 58	ns
t <sub>AVIVB</sub>	17	Address valid to instruction valid, non-ALE cycle (access time)		(V4 * t <sub>C</sub> ) – 52	ns
t <sub>PLIV</sub>	16	PSEN asserted to instruction valid (enable time)		(V2 * t <sub>C</sub> ) – 52	ns
t <sub>PXIX</sub>	16	Instruction hold after PSEN de-asserted	0		ns
t <sub>PXIZ</sub>	16	Bus 3-State after PSEN de-asserted (disable time)		t <sub>C</sub> - 8	ns
t <sub>IXUA</sub>	16	Hold time of unlatched part of address after instruction latched	0		ns
Data Read (	Cycle		•		
t <sub>RLRH</sub>	18	RD pulse width	(V7 * t <sub>C</sub> ) – 12		ns
t <sub>LLRL</sub>	18	ALE de-asserted to RD asserted	(t <sub>C</sub> /2) - 9		ns
t <sub>AVDVA</sub>	18	Address valid to data input valid, ALE cycle (access time)		(V6 * t <sub>C</sub> ) – 58	ns
t <sub>AVDVB</sub>	19	Address valid to data input valid, non-ALE cycle (access time)		(V5 * t <sub>C</sub> ) – 52	ns
t <sub>RLDV</sub>	18	RD low to valid data in, enable time		(V7 * t <sub>C</sub> ) – 52	ns
t <sub>RHDX</sub>	18	Data hold time after RD de-asserted	0		ns
t <sub>RHDZ</sub>	18	Bus 3-State after RD de-asserted (disable time)		t <sub>C</sub> - 8	ns
t <sub>DXUA</sub>	18	Hold time of unlatched part of address after data latched	0		ns
Data Write (	Cycle		•	•	
t <sub>WLWH</sub>	20	WR pulse width	(V8 * t <sub>C</sub> ) – 12		ns
t <sub>LLWL</sub>	20	ALE falling edge to WR asserted	(V12 * t <sub>C</sub> ) – 10		ns
t <sub>QVWX</sub>	20	Data valid before WR asserted (data setup time)	(V13 * t <sub>C</sub> ) – 28		ns
t <sub>WHQX</sub>	20	Data hold time after WR de-asserted (Note 6)	(V11 * t <sub>C</sub> ) – 8		ns
t <sub>AVWL</sub>	20	Address valid to WR asserted (address setup time) (Note 5)	(V9 * t <sub>C</sub> ) – 28		ns
t <sub>UAWH</sub>	20	Hold time of unlatched part of address after $\overline{WR}$ is de-asserted	(V11 * t <sub>C</sub> ) – 10		ns
Wait Input	•				
t <sub>WTH</sub>	21	WAIT stable after bus strobe (RD, WR, or PSEN) asserted		(V10 * t <sub>C</sub> ) – 40	ns
t <sub>WTL</sub>	21	WAIT hold after bus strobe (RD, WR, or PSEN) assertion	(V10 * t <sub>C</sub> ) – 5		ns

#### NOTES:

1. Load capacitance for all outputs = 80 pF.

2. Variables V1 through V13 reflect programmable bus timing, which is programmed via the Bus Timing registers (BTRH and BTRL). Refer to the XA User Guide for details of the bus timing settings.

This variable represents the programmed width of the ALE pulse as determined by the ALEW bit in the BTRL register. V1)

V1 = 0.5 if the ALEW bit = 0, and 1.5 if the ALEW bit = 1.

V2) This variable represents the programmed width of the PSEN pulse as determined by the CR1 and CR0 bits or the CRA1, CRA0, and ALEW bits in the BTRL register.

- For a bus cycle with no ALE, V2 = 1 if CR1/0 = 00, 2 if CR1/0 = 01, 3 if CR1/0 = 10, and 4 if CR1/0 = 11. Note that during burst mode code fetches, PSEN does not exhibit transitions at the boundaries of bus cycles. V2 still applies for the purpose of determining peripheral timing requirements.

- For a bus cycle with an ALE, V2 = the total bus cycle duration (2 if CRA1/0 = 00, 3 if CRA1/0 = 01, 4 if CRA1/0 = 10, and 5 if CRA1/0 = 11) minus the number of clocks used by ALE (V1 + 0.5).

Example: If CRA1/0 = 10 and ALEW = 1, the V2 = 4 - (1.5 + 0.5) = 2.

- V3) This variable represents the programmed length of an entire code read cycle with ALE. This time is determined by the CRA1 and CRA0 bits in the BTRL register. V3 = the total bus cycle duration (2 if CRA1/0 = 00, 3 if CRA1/0 = 01, 4 if CRA1/0 = 10, and 5 if CRA1/0 = 11).
- V4) This variable represents the programmed length of an entire code read cycle with **no** ALE. This time is determined by the CR1 and CR0 bits in the BTRL register. V4 = 1 if CR1/0 = 00, 2 if CR1/0 = 01, 3 if CR1/0 = 10, and 4 if CR1/0 = 11.
- V5) This variable represents the programmed length of an entire data read cycle with **no** ALE. this time is determined by the DR1 and DR0 bits in the BTRH register. V5 = 1 if DR1/0 = 00, 2 if DR1/0 = 01, 3 if DR1/0 = 10, and 4 if DR1/0 = 11.
- V6) This variable represents the programmed length of an entire data read cycle with ALE. The time is determined by the DRA1 and DRA0 bits in the BTRH register. V6 = the total bus cycle duration (2 if DRA1/0 = 00, 3 if DRA1/0 = 01, 4 if DRA1/0 = 10, and 5 if DRA1/0 = 11).
- V7) This variable represents the programmed width of the RD pulse as determined by the DR1 and DR0 bits or the DRA1, DRA0 in the BTRH register, and the ALEW bit in the BTRL register. Note that during a 16-bit operation on an 8-bit external bus, RD remains low and does not exhibit a transition between the first and second byte bus cycles. V7 still applies for the purpose of determining peripheral timing requirements. The timing for the first byte is for a bus cycle with ALE, the timing for the second byte is for a bus cycle with no ALE.
  - For a bus cycle with **no** ALE, V7 = 1 if DR1/0 = 00, 2 if DR1/0 = 01, 3 if DR1/0 = 10, and 4 if DR1/0 = 11.
  - For a bus cycle with an ALE, V7 = the total bus cycle duration (2 if DRA1/0 = 00, 3 if DRA1/0 = 01, 4 if DRA1/0 = 10, and 5 if DRA1/0 = 11) minus the number of clocks used by ALE (V1 + 0.5).
  - Example: If DRA1/0 = 00 and ALEW = 0, then V7 = 2 (0.5 + 0.5) = 1.
- V8) This variable represents the programmed width of the WRL and/or WRH pulse as determined by the WM1 bit in the BTRL register. V8 1 if WM1 = 0, and 2 if WM1 = 1.
- V9) This variable represents the programmed address setup time for a write as determined by the data write cycle duration (defined by DW1 and DW0 or the DWA1 and DWA0 bits in the BTRH register), the WM0 bit in the BTRL register, and the value of V8.
   For a bus cycle with an ALE, V9 = the total bus write cycle duration (2 if DWA1/0 = 00, 3 if DWA1/0 = 01, 4 if DWA1/0 = 10, and
  - 5 if DWA1/0 = 11) minus the number of clocks used by the WRL and/or WRH pulse (V8), minus the number of clocks used by data hold time (0 if WM0 = 0 and 1 if WM0 = 1).
    - Example: If DWA1/0 = 10, WM0 = 1, and WM1 = 1, then V9 = 4 1 2 = 1.
    - For a bus cycle with no ALE, V9 = the total bus cycle duration (2 if DW1/0 = 00, 3 if DW1/0 = 01, 4 if DW1/0 = 10, and 5 if DW1/0 = 11) minus the number of clocks used by the WRL and/or WRH pulse (V8), minus the number of clocks used by data hold time (0 if WM0 = 0 and 1 if WM0 = 1).
    - Example: If DW1/0 = 11, WM0 = 1, and WM1 = 0, then V9 = 5 1 1 = 3.
- V10) This variable represents the length of a bus strobe for calculation of WAIT setup and hold times. The strobe may be RD (for data read cycles), WRL and/or WRH (for data write cycles), or PSEN (for code read cycles), depending on the type of bus cycle being widened by WAIT. V10 = V2 for WAIT associated with a code read cycle using PSEN. V10 = V8 for a data write cycle using WRL and/or WRH. V10 = V7–1 for a data read cycle using RD. This means that a single clock data read cycle cannot be stretched using WAIT. If WAIT is used to vary the duration of data read cycles, the RD strobe width must be set to be at least two clocks in duration. Also see Note 4.
- V11) This variable represents the programmed write hold time as determined by the WM0 bit in the BTRL register.
- V11 = 0 if the WM0 bit = 0, and 1 if the WM0 bit = 1.
- V12) This variable represents the programmed period between the end of the ALE pulse and the beginning of the WRL and/or WRH pulse as determined by the data write cycle duration (defined by the DWA1 and DWA0 bits in the BTRH register), the WM0 bit in the BTRL register, and the values of V1 and V8. V12 = the total bus cycle duration (2 if DWA1/0 = 00, 3 if DWA1/0 = 01, 4 if DWA1/0 = 10, and 5
- if DWA1/0 = 11) minus the number of clocks used by the  $\overline{WRL}$  and/or  $\overline{WRH}$  pulse (V8), minus the number of clocks used by data hold time (0 if WM0 = 0 and 1 if WM0 = 1), minus the width of the ALE pulse (V1).
- Example: If DWA1/0 = 11, WM0 = 1, WM1 = 0, and ALEW = 1, then V12 = 5 1 1 1.5 = 1.5.
- V13) This variable represents the programmed data setup time for a write as determined by the data write cycle duration (defined by DW1 and DW0 or the DWA1 and DWA0 bits in the BTRH register), the WM0 bit in the BTRL register, and the values of V1 and V8.
  - For a bus cycle with an ALE, V13 = the total bus cycle duration (2 if DWA1/0 = 00, 3 if DWA1/0 = 01, 4 if DWA1/0 = 10, and 5 if DWA1/0 = 11) minus the number of clocks used by the WRL and/or WRH pulse (V8), minus the number of clocks used by data hold time (0 if WM0 = 0 and 1 if WM0 = 1), minus the number of clocks used by ALE (V1 + 0.5).
     Example: If DWA1/0 = 11, WM0 = 1, WM1 = 1, and ALEW = 0, then V13 = 5 1 2 1 = 1.
  - For a bus cycle with **no** ALE, V13 = the total bus cycle duration (2 if DW1/0 = 00, 3 if DW1/0 = 01, 4 if DW1/0 = 10, and 5 if DW1/0 = 11) minus the number of clocks used by the WRL and/or WRH pulse (V8), minus the number of clocks used by data hold time (0 if WM0 = 0 and 1 if WM0 = 1).
- Example: If DW1/0 = 01, WM0 = 1, and WM1 = 0, then V13 = 3 1 1 = 1.
- 3. Not all combinations of bus timing configuration values result in valid bus cycles. Please refer to the XA User Guide section on the External Bus for details.
- 4. When code is being fetched for execution on the external bus, a burst mode fetch is used that does not have <u>PSEN</u> edges in every fetch cycle. Thus, if WAIT is used to delay code fetch cycles, a change in the low order address lines must be detected to locate the beginning of a cycle. This would be A3–A0 for an 8-bit bus, and A3–A1 for a 16-bit bus. Also, a 16-bit data read operation conducted on a 8-bit wide bus similarly does not include two separate RD strobes. So, a rising edge on the low order address line (A0) must be used to trigger a WAIT in the second half of such a cycle.
- 5. This parameter is provided for peripherals that have the data clocked in on the falling edge of the WR strobe. This is not usually the case, and in most applications this parameter is not used.
- 6. Please note that the XA-G30 requires that extended data bus hold time (WM0 = 1) to be used with external bus write cycles.



Figure 16. External Program Memory Read Cycle (ALE Cycle)



Figure 17. External Program Memory Read Cycle (Non-ALE Cycle)



Figure 18. External Data Memory Read Cycle (ALE Cycle)



Figure 19. External Data Memory Read Cycle (Non-ALE Cycle) 8 Bit Bus Only



Figure 20. External Data Memory Write Cycle



Figure 21. WAIT Signal Timing

Product data











Figure 24. Float Waveform







Figure 26. I<sub>DD</sub> Test Condition, Idle Mode All other pins are disconnected



Figure 27.  $I_{DD}$  vs. Frequency at  $V_{DD} = 5.5$  V



Figure 28.  $I_{DD}$  vs. Frequency at  $V_{DD}$  = 3.0 V (typical)



Figure 29. Clock Signal Waveform for I<sub>DD</sub> Tests in Active and Idle Modes  $t_{CLCH} = t_{CHCL} = 5ns$ 



Figure 30.  $I_{DD}$  Test Condition, Power Down Mode All other pins are disconnected. V\_{DD}=2 V to 5.5 V



XA-G30

#### PLCC44: plastic leaded chip carrier; 44 leads SOT187-2 ¢ еE eр $\Pi$ v X A 39 29 <u>ioooodoooc</u> $Z_{\mathsf{E}}$ 28 40 ŧ $\Phi \otimes M$ 44 А Е Η<sub>E</sub> 1⊞ pin 1 index е (A<sub>3</sub>) - p detail X 17 7 = v 🕅 A → z<sub>D</sub> е В D HD = v 🕅 B 0 5 10 mm scale DIMENSIONS (mm dimensions are derived from the original inch dimensions) Α<sub>1</sub> $A_4$ $Z_{D}^{(1)} Z_{E}^{(1)}$ **D**(1) E<sup>(1)</sup> UNIT Α $A_3$ ь<sub>р</sub> $H_{D}$ $^{\rm H}{\rm E}$ k v w β b<sub>1</sub> е Lp У еE еD min. max. max. max. 17.65 4.57 0.81 16.66 16.66 16.00 16.00 17.65 0.53 1.22 1.44 mm 0.51 0.25 3.05 1.27 0.18 0.18 0.1 2.16 2.16 4.19 0.33 0.66 16.51 16.51 14.99 14.99 17.40 17.40 1.07 1.02 45<sup>0</sup> 0.032 0.656 0.656 0.695 0.057 0.695 0.048 0.180 0.021 0.63 0.63 inche 0.02 0.01 0.12 0.05 0.007 0.007 0.004 0.085 0.085 0.165 0.650 0.650 0.685 0.685 0.042 0.013 0.026 0.59 0.59 0.040 Note 1. Plastic or metal protrusions of 0.25 mm (0.01 inch) maximum per side are not included.

	OUTLINE	REFERENCES				EUROPEAN	ISSUE DATE	
VERSION	IEC	JEDEC	JEITA		PROJECTION	ISSUE DATE		
	SOT187-2	112E10	MS-018	EDR-7319			<del>-99-12-27</del> 01-11-14	

### **REVISION HISTORY**

Date	CPCN	Description
2002 Mar 25	9397 750 09576	- Converted document into a G30-only data sheet
		<ul> <li>Improved Supply Current I<sub>DD</sub></li> </ul>
		– Corrected typical I <sub>PD</sub> to 15 $\mu$ A
2001 Jun 25	9397 750 08554	Previous release

#### Data sheet status

Data sheet status <sup>[1]</sup>	Product status <sup>[2]</sup>	Definitions
Objective data	Development	This data sheet contains data from the objective specification for product development. Philips Semiconductors reserves the right to change the specification in any manner without notice.
Preliminary data	Qualification	This data sheet contains data from the preliminary specification. Supplementary data will be published at a later date. Philips Semiconductors reserves the right to change the specification without notice, in order to improve the design and supply the best possible product.
Product data	Production	This data sheet contains data from the product specification. Philips Semiconductors reserves the right to make changes at any time in order to improve the design, manufacturing and supply. Changes will be communicated according to the Customer Product/Process Change Notification (CPCN) procedure SNW-SQ-650A.

[1] Please consult the most recently issued data sheet before initiating or completing a design.

[2] The product status of the device(s) described in this data sheet may have changed since this data sheet was published. The latest information is available on the Internet at URL http://www.semiconductors.philips.com.

#### Definitions

**Short-form specification** — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 60134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

#### Disclaimers

Life support — These products are not designed for use in life support appliances, devices or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

**Right to make changes** — Philips Semiconductors reserves the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

#### Contact information

For additional information please visit http://www.semiconductors.philips.com. Fax: +31

Fax: +31 40 27 24825

© Koninklijke Philips Electronics N.V. 2002 All rights reserved. Printed in U.S.A.

Date of release: 03-02

For sales offices addresses send e-mail to: sales.addresses@www.semiconductors.philips.com

Document order number:

9397 750 09576

Let's make things better.



