

28/40/44/64-Pin, Enhanced Flash Microcontrollers with ECANTM and nanoWatt XLP Technology

Power-Managed Modes:

- Run: CPU on, Peripherals on
- Idle: CPU off, Peripherals on
- Sleep: CPU off, Peripherals off
- Two-Speed Oscillator Start-up
- Fail-Safe Clock Monitor (FSCM)
- Power-Saving Peripheral Module Disable (PMD)
- Ultra Low-Power Wake-up
- Fast Wake-up, 1 μs, Typical
- · Low-Power WDT, 300 nA, Typical
- Run mode Currents Down to Very Low 3.8 μA, Typical
- · Idle mode Currents Down to Very Low 880 nA, Typical
- Sleep mode Current Down to Very Low 13 nA, Typical

ECAN Bus Module Features:

- Conforms to CAN 2.0B Active Specification
- Three Operating modes:
- Legacy mode (full backward compatibility with existing PIC18CXX8/FXX8 CAN modules)
- Enhanced mode
- FIFO mode or programmable TX/RX buffers
- Message Bit Rates up to 1 Mbps
- DeviceNet[™] Data Byte Filter Support
- Six Programmable Receive/Transmit Buffers
- Three Dedicated Transmit Buffers with Prioritization
- Two Dedicated Receive Buffers

ECAN Bus Module Features (Continued):

- 16 Full, 29-Bit Acceptance Filters with Dynamic Association
- Three Full, 29-Bit Acceptance Masks
- Automatic Remote Frame Handling
- Advanced Error Management Features

Special Microcontroller Features:

- Operating Voltage Range: 1.8V to 5.5V
- On-Chip 3.3V Regulator
- Operating Speed up to 64 MHz
- Up to 64 Kbytes On-Chip Flash Program Memory:
 10,000 erase/write cycle, typical
 - 20 years minimum retention, typical
- 1,024 Bytes of Data EEPROM:
- 100,000 Erase/write cycle data EEPROM memory, typical
- 3.6 Kbytes of General Purpose Registers (SRAM)
- Three Internal Oscillators: LF-INTOSC (31 KHz),
- MF-INTOSC (500 kHz) and HF-INTOSC (16 MHz) • Self-Programmable under Software Control
- Priority Levels for Interrupts
- Priority Levels for Interrupts
 Ave 8 Single Cycle Herdware Ma
- 8 x 8 Single-Cycle Hardware Multiplier
- Extended Watchdog Timer (WDT):
- Programmable period from 4 ms to 4,194s
- In-Circuit Serial Programming[™] (ICSP[™]) via Two Pins
- In-Circuit Debug via Two Pins
- Programmable BOR
- Programmable LVD

Device	Program Memory	Data Memory (Bytes)	Data EE (Bytes)	Pins	1/0	CTMU	12-Bit A/D Channels	CCP/ ECCP	Timers 8-Bit/16-Bit	EUSART	Comparators	ECANTM	dSSM	BORMV/LVD	MSD
PIC18F25K80	32 Kbytes	3,648	1,024	28	24	1	8-ch	4/1	2/3	2	2	1	1	Yes	No
PIC18LF25K80	32 Kbytes	3,648	1,024	28	24	1	8-ch	4/1	2/3	2	2	1	1	Yes	No
PIC18F26K80	64 Kbytes	3,648	1,024	28	24	1	8-ch	4/1	2/3	2	2	1	1	Yes	No
PIC18LF26K80	64 Kbytes	3,648	1,024	28	24	1	8-ch	4/1	2/3	2	2	1	1	Yes	No
PIC18F45K80	32 Kbytes	3,648	1,024	40/44	35	1	11-ch	4/1	2/3	2	2	1	1	Yes	No
PIC18LF45K80	32 Kbytes	3,648	1,024	40/44	35	1	11-ch	4/1	2/3	2	2	1	1	Yes	No
PIC18F46K80	64 Kbytes	3,648	1,024	40/44	35	1	11-ch	4/1	2/3	2	2	1	1	Yes	No
PIC18LF46K80	64 Kbytes	3,648	1,024	40/44	35	1	11-ch	4/1	2/3	2	2	1	1	Yes	No
PIC18F65K80	32 Kbytes	3,648	1,024	64	54	1	11-ch	4/1	2/3	2	2	1	1	Yes	Yes
PIC18LF65K80	32 Kbytes	3,648	1,024	64	54	1	11-ch	4/1	2/3	2	2	1	1	Yes	Yes
PIC18F66K80	64 Kbytes	3,648	1,024	64	54	1	11-ch	4/1	2/3	2	2	1	1	Yes	Yes
PIC18LF66K80	64 Kbytes	3,648	1,024	64	54	1	11-ch	4/1	2/3	2	2	1	1	Yes	Yes

TABLE 1: DEVICE COMPARISON

Peripheral Highlights:

- Five CCP/ECCP modules:
 - Four Capture/Compare/PWM (CCP) modules
 - One Enhanced Capture/Compare/PWM (ECCP) module
- Five 8/16-Bit Timer/Counter modules:
 - Timer0: 8/16-bit timer/counter with 8-bit programmable prescaler
 - Timer1, Timer3: 16-bit timer/counter
 - Timer2, Timer4: 8-bit timer/counter
- Two Analog Comparators
- Configurable Reference Clock Output
- Charge Time Measurement Unit (CTMU):
 - Capacitance measurement
 - Time measurement with 1 ns typical resolution
 - Integrated voltage reference

- High-Current Sink/Source 25 mA/25 mA (PORTB and PORTC)
- · Up to Four External Interrupts
- One Master Synchronous Serial Port (MSSP) module:
 - 3/4-wire SPI (supports all four SPI modes)
 - I^2C^{TM} Master and Slave modes
- Two Enhanced Addressable USART modules:
 LIN/J2602 support
 - Auto-Baud Detect (ABD)
- 12-Bit A/D Converter with up to 11 Channels:
- Auto-acquisition and Sleep operation
- Differential Input mode of operation
- Data Signal Modulator module:
 - Select modulator and carrier sources from various module outputs
- Integrated Voltage Reference

Pin Diagrams











Table of Contents

1.0	Device Overview	
2.0	Guidelines for Getting Started with PIC18FXXKXX Microcontrollers	
3.0	Oscillator Configurations	
4.0	Power-Managed Modes	
5.0	Reset	
6.0	Memory Organization	101
7.0	Flash Program Memory	129
8.0	Data EEPROM Memory	
9.0	8 x 8 Hardware Multiplier	
10.0	Interrupts	147
11.0	I/O Ports	
12.0	Data Signal Modulator	
13.0	Timer0 Module	
14.0	Timer1 Module	
15.0	Timer2 Module	
16.0	Timer3 Module	
17.0	Timer4 Modules	
18.0	Charge Time Measurement Unit (CTMU)	
19.0	Capture/Compare/PWM (CCP) Modules	
20.0	Enhanced Capture/Compare/PWM (ECCP) Module	
21.0	Master Synchronous Serial Port (MSSP) Module	
	Enhanced Universal Synchronous Asynchronous Receiver Transmitter (EUSART)	
23.0	12-Bit Analog-to-Digital Converter (A/D) Module	
24.0	Comparator Module	
25.0	Comparator Voltage Reference Module	
26.0	High/Low-Voltage Detect (HLVD)	
	ECAN Module	
28.0	Special Features of the CPU	
29.0		
30.0	e e de la contra c	
	Electrical Characteristics	
	Packaging Information	
	ndix A: Revision History	
	ndix B: Migration to PIC18F66K80 Family	
	(
	Nicrochip Web Site	
	omer Change Notification Service	
	omer Support	
	ler Response	
Produ	uct Identification System	

TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced.

If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via E-mail at **docerrors@microchip.com** or fax the **Reader Response Form** in the back of this data sheet to (480) 792-4150. We welcome your feedback.

Most Current Data Sheet

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at:

http://www.microchip.com

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., DS30000A is version A of document DS30000).

Errata

An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

- Microchip's Worldwide Web site; http://www.microchip.com
- Your local Microchip sales office (see last page)

When contacting a sales office, please specify which device, revision of silicon and data sheet (include literature number) you are using.

Customer Notification System

Register on our web site at www.microchip.com to receive the most current information on all of our products.

NOTES:

1.0 **DEVICE OVERVIEW**

This document contains device-specific information for the following devices:

- PIC18F25K80 PIC18LF25K80
- PIC18F26K80
- PIC18F45K80
- PIC18LF45K80 • PIC18F46K80 PIC18LF46K80
- PIC18F65K80
- PIC18LF65K80

PIC18LF26K80

 PIC18F66K80 PIC18LF66K80

This family combines the traditional advantages of all PIC18 microcontrollers - namely, high computational performance and a rich feature set - with an extremely competitive price point. These features make the PIC18F66K80 family a logical choice for many high-performance applications where price is a primary consideration.

1.1 **Core Features**

1.1.1 nanoWatt TECHNOLOGY

All of the devices in the PIC18F66K80 family incorporate a range of features that can significantly reduce power consumption during operation. Key items include:

- · Alternate Run Modes: By clocking the controller from the Timer1 source or the Internal RC oscillator, power consumption during code execution can be reduced.
- Multiple Idle Modes: The controller can also run with its CPU core disabled but the peripherals still active. In these states, power consumption can be reduced even further.
- · On-the-Fly Mode Switching: The power-managed modes are invoked by user code during operation, allowing the user to incorporate power-saving ideas into their application's software design.
- · nanoWatt XLP: An extra low-power BOR and low-power Watchdog timer

OSCILLATOR OPTIONS AND 1.1.2 FEATURES

All of the devices in the PIC18F66K80 family offer different oscillator options, allowing users a range of choices in developing application hardware. These include:

- · External Resistor/Capacitor (RC); RA6 available
- External Resistor/Capacitor with Clock Out (RCIO)
- · Three External Clock modes:
 - External Clock (EC); RA6 available
 - External Clock with Clock Out (ECIO)
 - External Crystal (XT, HS, LP)

- A Phase Lock Loop (PLL) frequency multiplier, available to the external oscillator modes which allows clock speeds of up to 64 MHz. PLL can also be used with the internal oscillator.
- An internal oscillator block that provides a 16 MHz clock (±2% accuracy) and an INTOSC source (approximately 31 kHz, stable over temperature and VDD)
 - Operates as HF-INTOSC or MF-INTOSC when block is selected for 16 MHz or 500 kHz
 - Frees the two oscillator pins for use as additional general purpose I/O

The internal oscillator block provides a stable reference source that gives the family additional features for robust operation:

- · Fail-Safe Clock Monitor: This option constantly monitors the main clock source against a reference signal provided by the internal oscillator. If a clock failure occurs, the controller is switched to the internal oscillator, allowing for continued low-speed operation or a safe application shutdown.
- Two-Speed Start-up: This option allows the internal oscillator to serve as the clock source from Power-on Reset, or wake-up from Sleep mode, until the primary clock source is available.

1.1.3 MEMORY OPTIONS

The PIC18F66K80 family provides ample room for application code, from 32 Kbytes to 64 Kbytes of code space. The Flash cells for program memory are rated to last up to 10,000 erase/write cycles. Data retention without refresh is conservatively estimated to be greater than 20 years.

The Flash program memory is readable and writable. During normal operation, the PIC18F66K80 family also provides plenty of room for dynamic application data with up to 3.6 Kbytes of data RAM.

EXTENDED INSTRUCTION SET 1.1.4

The PIC18F66K80 family implements the optional extension to the PIC18 instruction set, adding eight new instructions and an Indexed Addressing mode. Enabled as a device configuration option, the extension has been specifically designed to optimize re-entrant application code originally developed in high-level languages, such as 'C'.

1.1.5 EASY MIGRATION

Regardless of the memory size, all devices share the same rich set of peripherals, allowing for a smooth migration path as applications grow and evolve.

The consistent pinout scheme used throughout the entire family also aids in migrating to the next larger device. This is true when moving between the 28-pin, 40-pin, 44-pin and 64-pin members, or even jumping from smaller to larger memory devices.

The PIC18F66K80 family is also largely pin compatible with other PIC18 families, such as the PIC18F4580, PIC18F4680 and PIC18F8680 families of microcontrollers with an ECAN module. This allows a new dimension to the evolution of applications, allowing developers to select different price points within Microchip's PIC18 portfolio, while maintaining a similar feature set.

1.2 Other Special Features

- Communications: The PIC18F66K80 family incorporates a range of serial communication peripherals, including two Enhanced USARTs that support LIN/J2602, one Master SSP module capable of both SPI and I²C[™] (Master and Slave) modes of operation and an Enhanced CAN module.
- CCP Modules: PIC18F66K80 family devices incorporate four Capture/Compare/PWM (CCP) modules. Up to four different time bases can be used to perform several different operations at once.
- ECCP Modules: The PIC18F66K80 family has one Enhanced CCP (ECCP) module to maximize flexibility in control applications:
- Up to four different time bases for performing several different operations at once
- Up to four PWM outputs
- Other beneficial features, such as polarity selection, programmable dead time, auto-shutdown and restart, and Half-Bridge and Full-Bridge Output modes
- **12-Bit A/D Converter:** The PIC18F66K80 family has a differential A/D. It incorporates programmable acquisition time, allowing for a channel to be selected and a conversion to be initiated without waiting for a sampling period, and thus, reducing code overhead.

• Charge Time Measurement Unit (CTMU): The CTMU is a flexible analog module that provides accurate differential time measurement between pulse sources, as well as asynchronous pulse generation.

Together with other on-chip analog modules, the CTMU can precisely measure time, measure capacitance or relative changes in capacitance, or generate output pulses that are independent of the system clock.

 LP Watchdog Timer (WDT): This enhanced version incorporates a 22-bit prescaler, allowing an extended time-out range that is stable across operating voltage and temperature. See Section 31.0 "Electrical Characteristics" for time-out periods.

1.3 Details on Individual Family Members

Devices in the PIC18F66K80 family are available in 28-pin, 40/44-pin and 64-pin packages. Block diagrams for each package are shown in Figure 1-1, Figure 1-2 and Figure 1-3, respectively.

The devices are differentiated from each other in these ways:

- Flash Program Memory:
 - PIC18FX5K80 (PIC18F25K80, PIC18F45K80 and PIC18F45K80) 32 Kbytes
 - PIC18FX6K80 (PIC18F26K80, PIC18F46K80 and PIC18F66K80) 64 Kbytes
- I/O Ports:
 - PIC18F2XK80 (28-pin devices) Three bidirectional ports
 - PIC18F4XK80 (40/44-pin devices) Five bidirectional ports
 - PIC18F6XK80 (64-pin devices) Seven bidirectional ports

All other features for devices in this family are identical. These are summarized in Table 1-1, Table 1-2 and Table 1-3.

The pinouts for all devices are listed in Table 1-4, Table 1-5 and Table 1-6.

Features	PIC18F25K80	PIC18F26K80					
Operating Frequency	DC – 64 MHz						
Program Memory (Bytes)	32K	64K					
Program Memory (Instructions)	16,384	32,768					
Data Memory (Bytes)	3.6K						
Interrupt Sources		31					
I/O Ports	Ports	A, B, C					
Parallel Communications	Parallel Slave Port (PSP)						
Timers	Five						
Comparators	Тwo						
СТМИ	Yes						
Capture/Compare/PWM (CCP) Modules	Four						
Enhanced CCP (ECCP) Modules	One						
Serial Communications	One MSSP and Two Enhanced USARTs (EUSART)						
12-Bit Analog-to-Digital Module	Eight Inp	ut Channels					
Resets (and Delays)	POR, BOR, RESET Instruction, Stack Full, Stack Underflow, MCLR, WDT (PWRT, OST)						
Instruction Set	75 Instructions, 83 with Exte	ended Instruction Set Enabled					
Packages	28-Pin QFN-S, SO	IC, SPDIP and SSOP					

TABLE 1-1: DEVICE FEATURES FOR THE PIC18F2XK80 (28-PIN DEVICES)

TABLE 1-2: DEVICE FEATURES FOR THE PIC18F4XK80 (40/44-PIN DEVICES)

Features	PIC18F45K80	PIC18F46K80					
Operating Frequency	DC – 64 MHz						
Program Memory (Bytes)	32K	64K					
Program Memory (Instructions)	16,384	32,768					
Data Memory (Bytes)	3	.6K					
Interrupt Sources		32					
I/O Ports	Ports A,	B, C, D, E					
Parallel Communications	Parallel Sla	Parallel Slave Port (PSP)					
Timers	Five						
Comparators	Тwo						
СТМИ	Yes						
Capture/Compare/PWM (CCP) Modules	Four						
Enhanced CCP (ECCP) Modules	One						
Serial Communications	One MSSP and Two Enhanced USARTs (EUSART)						
12-Bit Analog-to-Digital Module	Eleven Input Channels						
Resets (and Delays)	POR, BOR, RESET Instruction, Stack Full, Stack Underflow, MCLR, WDT (PWRT, OST)						
Instruction Set	75 Instructions, 83 with Exte	ended Instruction Set Enabled					
Packages	40-Pin PDIP and 44-Pin QFN and TQFP						

TABLE 1-3: DEVICE FEATURES FOR THE PIC18F6XK80 (64-PIN DEVICES)

Features	PIC18F65K80	PIC18F66K80				
Operating Frequency	DC –	64 MHz				
Program Memory (Bytes)	32K	64K				
Program Memory (Instructions)	16,384	32,768				
Data Memory (Bytes)	3	.6K				
Interrupt Sources		32				
I/O Ports	Ports A, B,	C, D, E, F, G				
Parallel Communications	Parallel Sla	ve Port (PSP)				
Timers	Five					
Comparators	Тwo					
CTMU	Yes					
Capture/Compare/PWM (CCP) Modules	F	our				
Enhanced CCP (ECCP) Modules	One					
DSM	Yes	Yes				
Serial Communications	One MSSP and Two Enhanced USARTs (EUSART)					
12-Bit Analog-to-Digital Module	Eleven Input Channels					
Resets (and Delays)	POR, BOR, RESET Instruction, Stack Full, Stack Underflow, MCLR, WDT (PWRT, OST)					
Instruction Set	75 Instructions, 83 with Exte	ended Instruction Set Enabled				
Packages	64-Pin QF	N and TQFP				





FIGURE 1-2: PIC18F4XK80 (40/44-PIN) BLOCK DIAGRAM



TABLE 1-4: PIC18F2XK80 I/O DESCRIPTIONS

	Pin N	umber					
Pin Name	QFN	SSOP/ SPDIP /SOIC	Pin Type	Buffer Type	Description		
MCLR/RE3	26	1					
MCLR			Ι	ST	Master Clear (input) or programming voltage (input). This pin is an active-low Reset to the device.		
RE3			Ι	ST	General purpose, input only pin.		
OSC1/CLKIN/RA7	6	9					
OSC1			I	ST	Oscillator crystal input.		
CLKIN			I	CMOS	External clock source input. Always associated with pin function, OSC1. (See related OSC1/CLKI, OSC2/CLKO pins.)		
RA7			I/O	ST/ CMOS	General purpose I/O pin.		
OSC2/CLKOUT/RA6	7	10					
OSC2			0	—	Oscillator crystal output. Connects to crystal or resonator in Crystal Oscillator mode.		
CLKOUT			0	—	In certain oscillator modes, OSC2 pin outputs CLKO, which has 1/4 the frequency of OSC1 and denotes the instruction cycle rate.		
RA6			I/O	ST/ CMOS	General purpose I/O pin.		
Legend: CMOS = CMOS compatible input or output $I^2 C^{TM} = I^2 C/SMBus$ input buffer ST = Schmitt Trigger input with CMOS levels Analog = Analog input							

L = Input

Ρ = Power

= Output 0

	Pin N	umber			
Pin Name	QFN	SSOP/ SPDIP /SOIC	Pin Type	Buffer Type	Description
					PORTA is a bidirectional I/O port.
RA0/CVREF/AN0/ULPWU	27	2			
RA0			I/O	ST/ CMOS	General purpose I/O pin.
CVREF			0	Analog	Comparator reference voltage output.
AN0			I	Analog	Analog Input 0.
ULPWU			I.	Analog	Ultra Low-Power Wake-up input.
RA1/AN1	28	3			
RA1			I/O	ST/ CMOS	Digital I/O.
AN1			I	Analog	Analog Input 1.
RA2/Vref-/AN2	1	4			
RA2			I/O	ST/ CMOS	Digital I/O.
VREF-			I.	Analog	A/D reference voltage (low) input.
AN2			I.	Analog	Analog Input 2.
RA3/VREF+/AN3	2	5			
RA3			I/O	ST/ CMOS	Digital I/O.
VREF+			I	Analog	A/D reference voltage (high) input.
AN3			I	Analog	Analog Input 3.
RA5/AN4/C2INB/HLVDIN/ T1CKI/SS/CTMUI	4	7			
RA5			I/O	ST/ CMOS	Digital I/O.
AN4			I	Analog	Analog Input 4.
C2INB			I	Analog	Comparator 2 Input B.
HLVDIN			I	Analog	High/Low-Voltage Detect input.
T1CKI			I	ST	Timer1 clock input.
SS			I	ST	SPI slave select input.
CTMUI					CTMU pulse generator charger for the C2INB.
Legend: CMOS = CMOS	tt Trigg			output MOS leve	$I^2C^{TM} = I^2C/SMBus$ input buffer

TABLE 1-4:	PIC18F2XK80 I/O DESCRIPTIONS (CONTINUED)
------------	--

Ρ

= Power

© 2010-2012 Microchip Technology Inc.

TABLE 1-4: PIC18F2XK80 I/O DESCRIPTIONS (CONTINUED)

	Pin Number						
Pin Name	QFN	SSOP/ SPDIP /SOIC	Pin Type	Buffer Type	Description		
					PORTB is a bidirectional I/O port.		
RB0/AN10/C1INA/FLT0/ INT0	18	21					
RB0			I/O	ST/ CMOS	Digital I/O.		
AN10			I.	Analog	Analog Input 10.		
C1INA			I	Analog	Comparator 1 Input A.		
FLT0			I.	ST	Enhanced PWM Fault input for ECCP1.		
INT0			I	ST	External Interrupt 0.		
RB1/AN8/C1INB/P1B/ CTDIN/INT1	19	22					
RB1			I/O	ST/ CMOS	Digital I/O.		
AN8			I	Analog	Analog Input 8.		
C1INB			I	Analog	Comparator 1 Input B.		
P1B			0	CMOS	Enhanced PWM1 Output B.		
CTDIN			I	ST	CTMU pulse delay input.		
INT1			I	ST	External Interrupt 1.		
RB2/CANTX/C1OUT/ P1C/CTED1/INT2	20	23					
RB2			I/O	ST/ CMOS	Digital I/O.		
CANTX			0	CMOS	CAN bus TX.		
C1OUT			0	CMOS	Comparator 1 output.		
P1C			0	CMOS	Enhanced PWM1 Output C.		
CTED1			Т	ST	CTMU Edge 1 input.		
INT2			I	ST	External Interrupt 2.		
RB3/CANRX/C2OUT/ P1D/CTED2/INT3	21	24					
RB3			I/O	ST/ CMOS	Digital I/O.		
CANRX			I	ST	CAN bus RX.		
C2OUT			0	CMOS	Comparator 2 output.		
P1D			0	CMOS	Enhanced PWM1 Output D.		
CTED2			I	ST	CTMU Edge 2 input.		
INT3			I	ST	External Interrupt 3.		
Legend: CMOS = CMOS ST = Schm I = Input P = Powe	itt Trigg			output MOS leve	I ² C [™] = I ² C/SMBus input buffer els Analog = Analog input O = Output		

P = Power

	Pin Number				
Pin Name	QFN	SSOP/ SPDIP /SOIC	Pin Type	Buffer Type	Description
RB4/AN9/C2INA/ECCP1/ P1A/CTPLS/KBI0	22	25			
RB4			I/O	ST/ CMOS	Digital I/O.
AN9			Ι	Analog	Analog Input 9.
C2INA			Ι	Analog	Comparator 2 Input A.
ECCP1			I/O	ST	Capture 1 input/Compare 1 output/PWM1 output.
P1A			0	CMOS	Enhanced PWM1 Output A.
CTPLS			0	ST	CTMU pulse generator output.
KBI0			1	ST	Interrupt-on-change pin.
RB5/T0CKI/T3CKI/CCP5/ KBI1	23	26			
RB5			I/O	ST/ CMOS	Digital I/O.
TOCKI			1	ST	Timer0 external clock input.
ТЗСКІ			1	ST	Timer3 external clock input.
CCP5			I/O	ST/ CMOS	Capture 5 input/Compare 5 output/PWM5 output.
KBI1			1	ST	Interrupt-on-change pin.
RB6/PGC/TX2/CK2/KBI2	24	27		-	
RB6			I/O	ST/ CMOS	Digital I/O.
PGC			I	ST	In-Circuit Debugger and ICSP™ programming clock input pin.
TX2			0	CMOS	EUSART asynchronous transmit.
CK2			I/O	ST	EUSART synchronous clock. (See related RX2/DT2.)
KBI2			Ι	ST	Interrupt-on-change pin.
RB7/PGD/T3G/RX2/DT2/ KBI3	25	28			
RB7			I/O	ST/ CMOS	Digital I/O.
PGD			I/O	ST	In-Circuit Debugger and ICSP programming data pin.
T3G			Ι	ST	Timer3 external clock gate input.
RX2			Ι	ST	EUSART asynchronous receive.
DT2			I/O	ST	EUSART synchronous data. (See related TX2/CK2.)
KBI3			Ι	ST	Interrupt-on-change pin.
Legend: CMOS = CMOS ST = Schmi I = Input P = Power	tt Trigg			output MOS leve	I ² C™ = I ² C/SMBus input buffer els Analog = Analog input O = Output

TABLE 1-4: PIC18F2XK80 I/O DESCRIPTIONS (CONTINUED)

TABLE 1-4: PIC18F2XK80 I/O DESCRIPTIONS (CONTINUED)

	Pin Number						
Pin Name	QFN	SSOP/ SPDIP /SOIC	Pin Type	Buffer Type	Description		
					PORTC is a bidirectional I/O port.		
RC0/SOSCO/SCLKI	8	11					
RC0			I/O	ST/ CMOS	Digital I/O.		
SOSCO			I	ST	Timer1 oscillator output.		
SCLKI			I.	ST	Digital SOSC input.		
RC1/SOSCI	9	12					
RC1			I/O	ST/ CMOS	Digital I/O.		
SOSCI			I	CMOS	SOSC oscillator input.		
RC2/T1G/CCP2	10	13					
RC2			I/O	ST/ CMOS	Digital I/O.		
T1G			I	ST	Timer1 external clock gate input.		
CCP2			I/O	ST	Capture 2 input/Compare 2 output/PWM2 output.		
RC3/REFO/SCL/SCK	11	14					
RC3			I/O	ST/ CMOS	Digital I/O.		
REFO			0	_	Reference clock out.		
SCL			I/O	I ² C	Synchronous serial clock input/output for I ² C mode.		
SCK			I/O	ST	Synchronous serial clock input/output for SPI mode.		
RC4/SDA/SDI	12	15					
RC4			I/O	ST/ CMOS	Digital I/O.		
SDA			I/O	I ² C	I ² C data input/output.		
SDI			I	ST	SPI data in.		
RC5/SDO	13	16					
RC5			I/O	ST/ CMOS	Digital I/O.		
SDO			0	CMOS	SPI data out.		
RC6/CANTX/TX1/CK1/ CCP3	14	17					
RC6			I/O	ST/ CMOS	Digital I/O.		
CANTX			0		CAN bus TX.		
TX1			0	CMOS	EUSART asynchronous transmit.		
CK1			I/O	ST	EUSART synchronous clock. (See related RX1/DT1.)		
CCP3			I/O	ST/ CMOS	Capture 3 input/Compare 3 output/PWM3 output.		
Legend: CMOS = CMO	S comp	atible inp	but or ($I^2 C^{TM} = I^2 C/SMB$ us input buffer		
ST = Schm	nitt Trigg			MOS lev	els Analog = Analog input		
I = Input P = Powe					O = Output		

	Pin N	umber				
Pin Name	QFN	SSOP/ SPDIP /SOIC	Pin Type	Buffer Type	Description	
RC7/CANRX/RX1/DT1/ CCP4	15	18				
RC7			I/O	ST/ CMOS	Digital I/O.	
CANRX			Ι	ST	CAN bus RX.	
RX1			Ι	ST	EUSART asynchronous receive.	
DT1			I/O	ST	EUSART synchronous data. (See related TX2/CK2.)	
CCP4			I/O	ST CMOS	Capture 4 input/Compare 4 output/PWM4 output.	
Vss	5	8	Р			
Vss					Ground reference for logic and I/O pins.	
Vss	16	19				
Vss					Ground reference for logic and I/O pins.	
Vddcore/Vcap	3	6	Р			
VDDCORE					External filter capacitor connection.	
VCAP					External filter capacitor connection	
Vdd	17	20	Р			
Vdd					Positive supply for logic and I/O pins.	

TABLE 1-4: PIC18F2XK80 I/O DESCRIPTIONS (CONTINUED)

ST = Schmitt Trigger input with CMOS levels

Analog = Analog input

0

= Output

I = Input

P = Power

© 2010-2012 Microchip Technology Inc.

Pin Name	Pin Number			Buffer	
	PDIP	QFN/ TQFP	Pin Type		Description
MCLR/RE3	1	18			
MCLR			Ι	ST	Master Clear (input) or programming voltage (input). This pin is an active-low Reset to the device.
RE3			Ι	ST	General purpose, input only pin.
OSC1/CLKIN/RA7	13	30			
OSC1			I	ST	Oscillator crystal input.
CLKIN			Ι	CMOS	External clock source input. Always associated with pin function, OSC1. (See related OSC1/CLKI, OSC2/CLKO pins.)
RA7			I/O	ST/ CMOS	General purpose I/O pin.
OSC2/CLKOUT/RA6	14	31			
OSC2			0	—	Oscillator crystal output. Connects to crystal or resonator in Crystal Oscillator mode.
CLKOUT			0	—	In certain oscillator modes, OSC2 pin outputs CLKO, which has 1/4 the frequency of OSC1 and denotes the instruction cycle rate.
RA6			I/O	ST/ CMOS	General purpose I/O pin.

TABLE 1-5: PIC18F4XK80 PINOUT I/O DESCRIPTIONS

ST = Schmitt Trigger input with CMOS levels

= Input L

= Power Р

Analog = Analog input = Output

0

	Pin Number				
Pin Name	PDIP	QFN/ TQFP	Pin Type	Buffer Type	Description
					PORTA is a bidirectional I/O port.
RA0/CVREF/AN0/ULPWU	2	19			
RA0			I/O	ST/ CMOS	General purpose I/O pin.
CVREF			0	Analog	Comparator reference voltage output.
AN0			I.	Analog	Analog Input 0.
ULPWU			I	Analog	Ultra Low-Power Wake-up input.
RA1/AN1/C1INC	3	20			
RA1			I/O	ST/ CMOS	Digital I/O.
AN1			I	Analog	Analog Input 1.
C1INC			I	Analog	Comparator 1 Input C.
RA2/Vref-/AN2/C2INC	4	21		_	
RA2			I/O	ST/ CMOS	Digital I/O.
VREF-			I	Analog	A/D reference voltage (low) input.
AN2			I	Analog	Analog Input 2.
C2INC			I	Analog	Comparator 2 Input C.
RA3/Vref+/AN3	5	22			
RA3			I/O	ST/ CMOS	Digital I/O.
VREF+			I	Analog	A/D reference voltage (high) input.
AN3			I	Analog	Analog Input 3.
RA5/AN4/HLVDIN/T1CKI/ SS	7	24			
RA5			I/O	ST/ CMOS	Digital I/O.
AN4			I	Analog	Analog Input 4.
HLVDIN			I	Analog	High/Low-Voltage Detect input.
T1CKI			I	ST	Timer1 clock input.
SS			Ι	ST	SPI slave select input.

TABLE 1-5: PIC18F4XK80 PINOUT I/O DESCRIPTIONS (CONTINUED	TABLE 1-5:	PIC18F4XK80 PINOUT I/O DESCRIPTIONS (CONTINUED)
---	------------	---

= Input L Ρ

= Power

= Output 0

TABLE 1-5:	PIC18F4XK80 PINOUT I/O DESCRIPTIONS (CONTINUED)
------------	---

	Pin N	umber	Pin	Buffer	
Pin Name	PDIP	QFN/ TQFP	Ріп Туре	Витег Туре	Description
					PORTB is a bidirectional I/O port.
RB0/AN10/FLT0/INT0	33	8			
RB0			I/O	ST/	Digital I/O.
				CMOS	
AN10			I	Analog	Analog Input 10.
FLT0			I	ST	Enhanced PWM Fault input for ECCP1.
INT0				ST	External Interrupt 0.
RB1/AN8/CTDIN/INT1	34	9			
RB1			I/O	ST/ CMOS	Digital I/O.
AN8			I	Analog	Analog Input 8.
CTDIN			I	ST	CTMU pulse delay input.
INT1			I	ST	External Interrupt 1.
RB2/CANTX/CTED1/ INT2	35	10			
RB2			I/O	ST/ CMOS	Digital I/O.
CANTX			0	CMOS	CAN bus TX.
CTED1			I	ST	CTMU Edge 1 input.
INT2			I	ST	External Interrupt 2.
RB3/CANRX/CTED2/ INT3	36	11			
RB3			I/O	ST/ CMOS	Digital I/O.
CANRX			I	ST	CAN bus RX.
CTED2			I	ST	CTMU Edge 2 input.
INT3			I	ST	External Interrupt 3.
RB4/AN9/CTPLS/KBI0	37	14			
RB4			I/O	ST/ CMOS	Digital I/O.
AN9			I	Analog	Analog Input 9.
CTPLS			0	ST	CTMU pulse generator output.
KBI0			I	ST	Interrupt-on-change pin.
RB5/T0CKI/T3CKI/CCP5/ KBI1	38	15			
RB5			I/O	ST/ CMOS	Digital I/O.
TOCKI			I	ST	Timer0 external clock input.
ТЗСКІ			I	ST	Timer3 external clock input.
CCP5			I/O	ST	Capture 5 input/Compare 5 output/PWM5 output.
KBI1			I	ST	Interrupt-on-change pin.
Legend: $I^2C^{TM} = I^2C/SM$ ST = Schmitt I = Input P = Power				1OS level	CMOS = CMOS compatible input or output s Analog = Analog input O = Output

	Pin N	umber	Pin	Buffer		
Pin Name	PDIP	QFN/ TQFP	Туре		Description	
RB6/PGC/KBI2	39	16				
RB6			I/O	ST/ CMOS	Digital I/O.	
PGC			I	ST	In-Circuit Debugger and ICSP™ programming clock input pin.	
KBI2			Ι	ST	Interrupt-on-change pin.	
RB7/PGD/T3G/KBI3	40	17				
RB7			I/O	ST/ CMOS	Digital I/O.	
PGD			I/O	ST	In-Circuit Debugger and ICSP™ programming data pin.	
T3G			I	ST	Timer3 external clock gate input.	
KBI3			I	ST	Interrupt-on-change pin.	
Legend: $I^2C^{TM} = I^2C/SM$ ST = Schmitt I = Input	-			1OS level	CMOS = CMOS compatible input or output Analog = Analog input O = Output	

= Input Ρ = Power

TABLE 1-5:	PIC18F4XK80 PINOUT I/O DESCRIPTIONS (CONTINUED)
------------	---

	Pin N	umber	Pin	Buffer	
Pin Name	PDIP	QFN/ TQFP	Ріп Туре	винег Туре	Description
					PORTC is a bidirectional I/O port.
RC0/SOSCO/SCLKI	15	32			
RC0			I/O	ST/ CMOS	Digital I/O.
SOSCO			I	ST	SOSC oscillator output.
SCLKI			I	ST	Digital SOSC input.
RC1/SOSCI	16	35			
RC1			I/O	ST/ CMOS	Digital I/O.
SOSCI			I	CMOS	SOSC oscillator input.
RC2/T1G/CCP2	17	36			
RC2			I/O	ST/ CMOS	Digital I/O.
T1G			I	ST	Timer1 external clock gate input.
CCP2			I/O	ST/ CMOS	Capture 2 input/Compare 2 output/PWM2 output.
RC3/REFO/SCL/SCK	18	37			
RC3			I/O	ST/ CMOS	Digital I/O.
REFO			0	CMOS	Reference clock out.
SCL			I/O	I ² C	Synchronous serial clock input/output for I ² C mode.
SCK			I/O	ST	Synchronous serial clock input/output for SPI mode.
RC4/SDA/SDI	23	42			
RC4			I/O	ST/ CMOS	Digital I/O.
SDA			I/O	I ² C	I ² C data input/output.
SDI			I	ST	SPI data in.
RC5/SDO	24	43			
RC5			I/O	ST/ CMOS	Digital I/O.
SDO			0	CMOS	SPI data out.
RC6/CANTX/TX1/CK1/ CCP3	25	44			
RC6			I/O	ST/ CMOS	Digital I/O.
CANTX			0	CMOS	CAN bus TX.
TX1			0	CMOS	EUSART synchronous transmit.
CK1			I/O	ST	EUSART synchronous clock. (See related RX2/DT2.)
CCP3			I/O	ST	Capture 3 input/Compare 3 output/PWM3 output.
Legend: $I^2C^{TM} = I^2C/SM$ ST = Schmit I = Input P = Power				1OS level	CMOS = CMOS compatible input or output s Analog = Analog input O = Output

TABLE 1-5:	PIC18F4XK80 PINOUT I/O DESCRIPTIONS (CONTINUED)	

	Pin Number		Pin Bu	Buffer	
Pin Name onu	Туре Туре	Description			
RC7/CANRX/RX1/DT1/ CCP4	26	1			
RC7			I/O	ST/ CMOS	Digital I/O.
CANRX			Ι	ST	CAN bus RX.
RX1			I	ST	EUSART asynchronous receive.
DT1			I/O	ST	EUSART synchronous data. (See related TX2/CK2.)
CCP4			I/O	ST	Capture 4 input/Compare 4 output/PWM4 output.
Legend: $l^2C^{TM} = l^2C/SMBus$ input buffer CMOS = CMOS compatible input or output					
ST = Schmit	t Trigge	r input v	vith CN	10S level	5 5 1
I = Input					O = Output

Ρ

= Power

© 2010-2012 Microchip Technology Inc.

TABLE 1-5:	PIC18F4XK80 PINOUT I/O DESCRIPTIONS (CONTINUED)
------------	---

	Pin Number		_	D. "					
Pin Name	PDIP	QFN/ TQFP	Pin Type	Buffer Type	Description				
					PORTD is a bidirectional I/O port.				
RD0/C1INA/PSP0	19	38							
RD0			I/O	ST/ CMOS	Digital I/O.				
C1INA			I	Analog	Comparator 1 Input A.				
PSP0			I/O	ST/ CMOS	Parallel Slave Port data.				
RD1/C1INB/PSP1	20	39							
RD1			I/O	ST/ CMOS	Digital I/O.				
C1INB			Т	Analog	Comparator 1 Input B.				
PSP1			I/O	ST/ CMOS	Parallel Slave Port data.				
RD2/C2INA/PSP2	21	40							
RD2			I/O	ST/ CMOS	Digital I/O.				
C2INA			I.	Analog	Comparator 2 Input A.				
PSP2			I/O	ST/ CMOS	Parallel Slave Port data.				
RD3/C2INB/CTMUI/ PSP3	22	41							
RD3			I/O	ST/ CMOS	Digital I/O.				
C2INB			Т	Analog	Comparator 2 Input B.				
CTMUI					CTMU pulse generator charger for the C2INB.				
PSP3			I/O	ST/ CMOS	Parallel Slave Port data.				
RD4/ECCP1/P1A/PSP4	27	2							
RD4			I/O	ST/ CMOS	Digital I/O.				
ECCP1			I/O	ST	Capture 1 input/Compare 1 output/PWM1 output.				
P1A			0	CMOS	Enhanced PWM1 Output A.				
PSP4			I/O	ST/ CMOS	Parallel Slave Port data.				
RD5/P1B/PSP5	28	3							
RD5			I/O	ST/ CMOS	Digital I/O.				
P1B			0	CMOS	Enhanced PWM1 Output B.				
PSP5			I/O	ST/ CMOS	Parallel Slave Port data.				
Legend: $I^2C^{TM} = I^2C/SN$					CMOS = CMOS compatible input or output				
ST = Schmit I = Input	ST = Schmitt Trigger input with CMOS levels Analog = Analog input								

l P = Input = Power

	Pin Number		Pin	Buffer	Description		
Pin Name	PDIP	QFN/ TQFP	Туре Туре				
RD6/TX2/CK2/P1C/PSP6	29	4					
RD6			I/O	ST/ CMOS	Digital I/O.		
TX2			I	ST	EUSART asynchronous transmit.		
CK2			I/O	ST	EUSART synchronous clock. (See related RX2/DT2.)		
P1C			0	CMOS	Enhanced PWM1 Output C.		
PSP6			I/O	ST/ CMOS	Parallel Slave Port data.		
RD7/RX2/DT2/P1D/PSP7	30	5					
RD7			I/O	ST/ CMOS	Digital I/O.		
RX2			I	ST	EUSART asynchronous receive.		
DT2			I/O	ST	EUSART synchronous data. (See related TX2/CK2.)		
P1D			0	CMOS	Enhanced PWM1 Output D.		
PSP7			I/O	ST/ CMOS	Parallel Slave Port data.		
RE0/AN5/RD	8	25					
RE0			I/O	ST/ CMOS	Digital I/O.		
AN5			Ι	Analog	Analog Input 5.		
RD			Ι	ST	Parallel Slave Port read strobe.		
RE1/AN6/C1OUT/WR	9	26					
RE1			I/O	ST/ CMOS	Digital I/O.		
AN6			I.	Analog	Analog Input 6.		
C1OUT			0	CMOS	Comparator 1 output.		
WR			I	ST	Parallel Slave Port write strobe.		
RE2/AN7/C2OUT/CS	10	27					
RE2			I/O	ST/ CMOS	Digital I/O.		
AN7			I	Analog	Analog Input 7.		
C2OUT			0	CMOS	Comparator 2 output.		
CS			I	ST	Parallel Slave Port chip select.		
RE3					See the MCLR/RE3 pin.		
Legend: $l^2 C^{TM} = l^2 C/SMBus input bufferCMOS= CMOS compatible input or outputST= Schmitt Trigger input with CMOS levelsAnalog= Analog inputI= InputO= OutputP= PowerO= Output$							

TABLE 1-5:	PIC18F4XK80 PINOUT I/O DESCRIPTIONS ((CONTINUED)	•

TABLE 1-5: PIC18F4XK80 PINOUT I/O DESCRIPTIONS (CONTINUED)

	Pin N	umber	Pin	Duffer	
Pin Name	PDIP	QFN/ TQFP	туре	Buffer Type	Description
Vss	12	29	Р		
Vss					Ground reference for logic and I/O pins.
Vss	31	6			
Vss					Ground reference for logic and I/O pins.
VDDCORE/VCAP	6	23	Р		
VDDCORE					External filter capacitor connection
VCAP					External filter capacitor connection
Vdd	11	28	Р		
Vdd					Positive supply for logic and I/O pins.
Vdd	32	7	Р		
Vdd					Positive supply for logic and I/O pins.
Legend: $I^2C^{TM} = I^2C/SM$	Bus inp	ut buffe	r		CMOS = CMOS compatible input or output

= I²C/SMBus input buffer ST = Schmitt Trigger input with CMOS levels

I = Input

Ρ = Power Analog = Analog input = Output

0

MCLR/RE3	28				
MCLR		I	ST	Master Clear (input) or programming voltage (input). This pin is an active-low Reset to the device.	
RE3		Ι	ST	General purpose, input only pin.	
OSC1/CLKIN/RA7	46				
OSC1		I	ST	Oscillator crystal input.	
CLKIN		Ι	CMOS	External clock source input. Always associated with pin function, OSC1. (See related OSC1/CLKI, OSC2/CLKO pins.)	
RA7		I/O	ST/ CMOS	General purpose I/O pin.	
OSC2/CLKOUT/RA6	47				
OSC2		0	—	Oscillator crystal output. Connects to crystal or resonator in Crystal Oscillator mode.	
CLKOUT		0	—	In certain oscillator modes, OSC2 pin outputs CLKO, which has 1/4 the frequency of OSC1 and denotes the instruction cycle rate.	
RA6		I/O	ST/ CMOS	General purpose I/O pin.	
Legend: $I^2C^{TM} = I^2C/SMBus$ input buffer ST = Schmitt Trigger input with CMOS levels ST = Schmitt Trigger input with CMOS levels					

TABLE 1-6:	PIC18F6XK80 PINOUT I/O DESCRIPTIONS

ST= Schmitt Trigger input with CMOS levelsAnalog= Analog inputI= InputO= OutputP= PowerO= Output

Pin Name	Pin Num	Pin Type	Buffer Type	Description
				PORTA is a bidirectional I/O port.
RA0/CVref/AN0/ ULPWU	29			
RA0		I/O	ST/ CMOS	General purpose I/O pin.
CVREF		0	Analog	Comparator reference voltage output.
AN0		I	Analog	Analog Input 0.
ULPWU		Ι	Analog	Ultra Low-Power Wake-up input.
RA1/AN1/C1INC	30			
RA1		I/O	ST/ CMOS	Digital I/O.
AN1		Ι	Analog	Analog Input 1.
C1INC		I	Analog	Comparator 1 Input C.
RA2/VREF-/AN2/C2INC	31		_	
RA2		I/O	ST/ CMOS	Digital I/O.
VREF-		Ι	Analog	A/D reference voltage (low) input.
AN2		Ι	Analog	Analog Input 2.
C2INC		Ι	Analog	Comparator 2 Input C.
RA3/VREF+/AN3	32			
RA3		I/O	ST/ CMOS	Digital I/O.
VREF+		Ι	Analog	A/D reference voltage (high) input.
AN3		Ι	Analog	Analog Input 3.
RA5/AN4/HLVDIN/ T1CKI/SS	34			
RA5		I/O	ST/ CMOS	Digital I/O.
AN4		Ι	Analog	Analog Input 4.
HLVDIN		I	Analog	High/Low-Voltage Detect input.
T1CKI		I	ST	Timer1 clock input.
SS		Ι	ST	SPI slave select input.

TABLE 1-6: PIC18F6XK80 PINOUT I/O DESCRIPTIONS (CONTINUED)

= Schmitt Trigger input with CMOS levels ST

Analog = Analog input O = Output

= Input L Ρ

= Power

Pin Name	Pin Num	Pin Type	Buffer Type	Description	
				PORTB is a bidirectional I/O port.	
RB0/AN10/FLT0/INT0	13				
RB0		I/O	ST/ CMOS	Digital I/O.	
AN10		Ι	Analog	Analog Input 10.	
FLT0		Ι	ST	Enhanced PWM Fault input for ECCP1.	
INT0		Ι	ST	External Interrupt 0.	
RB1/AN8/CTDIN/INT1	14				
RB1		I/O	ST/ CMOS	Digital I/O.	
AN8		Ι	Analog	Analog Input 8.	
CTDIN		Ι	ST	CTMU pulse delay input.	
INT1		Ι	ST	External Interrupt 1.	
RB2/CANTX/CTED1/ INT2	15				
RB2		I/O	ST/ CMOS	Digital I/O.	
CANTX		0	CMOS	CAN bus TX.	
CTED1		Ι	ST	CTMU Edge 1 input.	
INT2		Ι	ST	External Interrupt 2.	
RB3/CANRX/CTED2/ INT3	16				
RB3		I/O	ST/ CMOS	Digital I/O.	
CANRX		Ι	ST	CAN bus RX.	
CTED2		Ι	ST	CTMU Edge 2 input.	
INT3		Ι	ST	External Interrupt 3.	
RB4/AN9/CTPLS/KBI0	20				
RB4		I/O	ST/ CMOS	Digital I/O.	
AN9		Ι	Analog	Analog Input 9.	
CTPLS		0	ST	CTMU pulse generator output.	
KBI0		I	ST	Interrupt-on-change pin.	
RB5/T0CKI/T3CKI/CCP5/ KBI1	21				
RB5		I/O	ST/ CMOS	Digital I/O.	
TOCKI		Ι	ST	Timer0 external clock input.	
T3CKI		Ι	ST	Timer3 external clock input.	
CCP5		I/O	ST/ CMOS	Capture 5 input/Compare 5 output/PWM5 output.	
KBI1		Ι	ST	Interrupt-on-change pin.	
Legend: $l^2C^{TM} = l^2C/SMBus input bufferCMOS= CMOS compatible input or outputST= Schmitt Trigger input with CMOS levelsAnalog= Analog inputI= InputO= OutputP= PowerO= Output$					

TABLE 1-6:	PIC18F6XK80 PINOUT I/O DESCRIPTIONS (CONTINUED)
------------	---

Pin Name	Pin Num	Pin Type	Buffer Type	Description	
RB6/PGC/KBI2	22				
RB6		I/O	ST/ CMOS	Digital I/O.	
PGC		Ι	ST	In-Circuit Debugger and ICSP™ programming clock input pin.	
KBI2		Ι	ST	Interrupt-on-change pin.	
RB7/PGD/T3G/KBI3	23				
RB7		I/O	ST/ CMOS	Digital I/O.	
PGD		I/O	ST	In-Circuit Debugger and ICSP™ programming data pin.	
T3G		Ι	ST	Timer3 external clock gate input.	
KBI3		Ι	ST	Interrupt-on-change pin.	
Legend: $I^2C^{TM} = I^2C/SMBus$ input buffer CMOS = CMOS compatible input or output					

Analog = Analog input

= Output

0

TABLE 1-6: PIC18F6XK80 PINOUT I/O DESCRIPTIONS (CONTINUED)

= Schmitt Trigger input with CMOS levels ST

L = Input

Ρ = Power

DS39977F-page 36
Pin Name	Pin Num	Pin Type	Buffer Type	Description				
				PORTC is a bidirectional I/O port.				
RC0/SOSCO/SCLKI	48							
RC0		I/O	ST/ CMOS	Digital I/O.				
SOSCO		Ι	ST	Timer1 oscillator output.				
SCLKI		I	ST	Digital SOSC input.				
RC1/SOSCI	49							
RC1		I/O	ST/ CMOS	Digital I/O.				
SOSCI		Ι	CMOS	SOSC oscillator input.				
RC2/T1G/CCP2	50							
RC2		I/O	ST/ CMOS	Digital I/O.				
T1G		Ι	ST	Timer1 external clock gate input.				
CCP2		I/O	ST	Capture 2 input/Compare 2 output/PWM2 output.				
RC3/REFO/SCL/SCK	51							
RC3		I/O	ST/ CMOS	Digital I/O.				
REFO		0	CMOS	Reference clock out.				
SCL		I/O	l ² C	ynchronous serial clock input/output for I ² C mode.				
SCK		I/O	ST	Synchronous serial clock input/output for SPI mode.				
RC4/SDA/SDI	62							
RC4		I/O	ST/ CMOS	Digital I/O.				
SDA		I/O	l ² C	² C data input/output.				
SDI		Ι	ST	SPI data in.				
RC5/SDO	63							
RC5		I/O	ST/ CMOS	Digital I/O.				
SDO		0	CMOS	SPI data out.				
RC6/CCP3	64							
RC6		I/O	ST/ CMOS	Digital I/O.				
CCP3		I/O	ST/ CMOS	Capture 3 input/Compare 3 output/PWM3 output.				
RC7/CCP4	1							
RC7		I/O	ST/ CMOS	Digital I/O.				
CCP4		I/O	ST/ CMOS	Capture 4 input/Compare 4 output/PWM4 output.				
Legend: $I^2C^{TM} = I^2C/S$ ST = Schmit I = Input P = Power			er	CMOS = CMOS compatible input or output				

TABLE 1-6: PIC18F6XK80 PINOUT I/O DESCRIPTIONS (CONTINUED)

RD0I/OST/ CMOSDigital I/O.C1INAIAnalogComparator 1 Input A.PSP0I/OST/ CMOSParallel Slave Port data.RD155IIRD1I/OST/ CMOSDigital I/O.C1INBIAnalogComparator 1 Input B.PSP1I/OST/ CMOSParallel Slave Port data.RD2/C2INA/PSP258I/OST/ CMOSRD2IAnalogComparator 2 Input A.PSP1I/OST/ CMOSDigital I/O.RD2I/OST/ CMOSDigital I/O.C2INAIAnalogComparator 2 Input A.PSP2I/OST/ CMOSParallel Slave Port data.RD3/C2INB/CTMUI/ PSP359IAnalogRD3I/OST/ CMOSDigital I/O.C1INBIAnalogComparator 2 Input A.PSP3I/OST/ CMOSParallel Slave Port data.RD3I/OST/ CMOSCMOSC1INBIAnalogCTMUIST/ CMOSDigital I/O.PSP3I/OST/ CMOSRD4I/OST/ CMOSRD4I/OST/ CMOSPCP1I/OST/ CMOSPCP1I/OST/ CMOSRD4I/OST/ CMOSPSP4I/OST/ CMOSPSP4I/OST/ CMOSPSP4I/OST/ CMOSPSP4I/OST/ <br< th=""><th>Pin Name</th><th>Pin Num</th><th>Pin Type</th><th>Buffer Type</th><th>Description</th></br<>	Pin Name	Pin Num	Pin Type	Buffer Type	Description					
RD0I/OST/ CMOSDigital I/O. CMOSC1INAIAnalogComparator 1 Input A.PSP0I/OST/ CMOSParallel Slave Port data.RD1/C1INB/PSP155I/OST/ CMOSDigital I/O.RD11AnalogComparator 1 Input B.PSP1I/OST/ CMOSDigital I/O.RD2/C2INA/PSP258I/OST/ CMOSDigital I/O.RD2I/OST/ CMOSDigital I/O.C2INAIAnalogComparator 2 Input A.PSP2I/OST/ CMOSDigital I/O.RD3/C2INB/CTMUI/ PSP359I/OST/ 					PORTD is a bidirectional I/O port.					
C1INAIAnalogComparator 1 Input A.PSP0I/OST/ CMOSParallel Slave Port data.RD1/C1INB/PSP155I/ODigital I/O.RD1I/OST/ CMOSDigital I/O.C1INBIAnalogComparator 1 Input B.PSP1I/OST/ CMOSParallel Slave Port data.RD2/C2INA/PSP258I/OST/ CMOSRD2II/OST/ CMOSDigital I/O.C2INAIAnalogComparator 2 Input A.PSP2I/OST/ CMOSParallel Slave Port data.RD3/C2INB/CTMUI/ PSP359IDigital I/O.C2INAIAnalogComparator 2 Input A.PSP3I/OST/ CMOSDigital I/O.RD3IAnalogComparator 2 Input B.CTMUIOCMOSCTMU pulse generator charger for the C2INB.PSP3I/OST/ CMOSDigital I/O.RD4I/OST/ CMOSDigital I/O.RD4I/OST/ CMOSDigital I/O.PSP4I/OST/ CMOSDigital I/O.RD5/P1B/PSP53I/OST/ CMOSRD5I/OST/ CMOSParallel Slave Port data.	D0/C1INA/PSP0	54								
PSP0I/OST/ CMOSParallel Slave Port data.RD1/C1INB/PSP155IRD1I/OST/ CMOSDigital I/O.C1INBIAnalogComparator 1 Input B.PSP1I/OST/ CMOSParallel Slave Port data.RD2/C2INA/PSP258IRD2I/OST/ CMOSC2INAIAnalogPSP2I/OST/ CMOSRD3/C2INB/CTMUI/ PSP359IRD3I/OST/ CMOSC2INBIAnalogC2INBI/OST/ CMOSRD3I/OST/ CMOSRD4I/OST/ CMOSRD4I/OST/ CMOSRD4I/OST/ CMOSRD4I/OST/ CMOSRD4I/OST/ CMOSRD5/P1B/PSP53 RD5I/ORD5/P1B/PSP53 RD5I/ORD5I/OST/ CMOSRD5I/ORD5I/ORD5I/ORD5I/ORD5I/ORD5I/ORD5SRD5I/ORD5SRD5I/ORD5SRD5I/ORD5SRD5SRD5SRD5SRD5SRD5SRD5SRD5SRD5SRD5SRD5S <td>RD0</td> <td></td> <td>I/O</td> <td></td> <td>Digital I/O.</td>	RD0		I/O		Digital I/O.					
RD1/C1INB/PSP155CMOSRD1551AnalogComparator 1 Input B.PSP11AnalogComparator 1 Input B.PSP11/0ST/ CMOSParallel Slave Port data.RD2/C2INA/PSP2587Digital I/O.RD2581AnalogC2INA1AnalogComparator 2 Input A.PSP21/0ST/ CMOSComparator 2 Input A.PSP31/0ST/ CMOSParallel Slave Port data.RD31AnalogComparator 2 Input A.PSP31/0ST/ CMOSDigital I/O.C2INB1AnalogComparator 2 Input B.CTMUI597Digital I/O.PSP31/0ST/ CMOSDigital I/O.C1NUI0ST/ CMOSCTMU pulse generator charger for the C2INB.PSP31/0ST/ CMOSParallel Slave Port data.RD4/ECCP1/P1A/PSP427RD41/0ST/ CMOSECCP11/0ST/ CMOSPSP41/0ST/ CMOSRD5/P1B/PSP531/0RD5/P1B/PSP531/0RD51/0ST/ CMOSRD51/0ST/ CMOSRD51/0ST/ CMOS	C1INA		I	Analog	Comparator 1 Input A.					
RD1I/OST/ CMOSDigital I/O.C1INBIAnalogComparator 1 Input B.PSP1I/OST/ ST/ Parallel Slave Port data.Parallel Slave Port data.RD2/C2INA/PSP258I/OST/ CMOSDigital I/O.RD2I/OST/ CMOSDigital I/O.C2INAIAnalogComparator 2 Input A.PSP2I/OST/ CMOSParallel Slave Port data.RD3/C2INB/CTMUI/ PSP359I/OST/ CMOSRD3IAnalogComparator 2 Input A.RD3IAnalogComparator 2 Input B.CTINUI PSP3I/OST/ CMOSDigital I/O.RD4/ECCP1/P1A/PSP4 RD4IAnalogRD4/ECCP1I/OST/ CMOSDigital I/O.RD4/ECCP1I/OST/ CMOSDigital I/O.RD4/PSP5IST/ CMOSDigital I/O.RD5/P1B/PSP5IST/ RD5I/ORD5/P1B/PSP5II/OST/ CMOSRD5/P1B/PSP5II/ORD5/P1B/PSP5I/OST/ CMOSRD5/P1B/PSP5I/OST/ CMOSRD5/P1B/PSP5I/OST/ CMOSRD5/P1B/PSP5I/OST/ CMOSRD5/P1B/PSP5I/OST/ CMOSRD5/P1B/PSP5I/OST/ CMOSRD5/P1B/PSP5I/OST/ CMOSRD5/P1B/PSP5I/OST/ CMOSRD5/P1B/PSP5I/OST/ CMOSRD5/P1B/PSP5	PSP0		I/O							
C1INB PSP1IAnalogComparator 1 Input B.PSP1IAnalogComparator 1 Input B.RD2/C2INA/PSP258I/OST/ CMOSParallel Slave Port data.RD2II/OST/ CMOSDigital I/O.C2INAIAnalogComparator 2 Input A.PSP2I/OST/ CMOSParallel Slave Port data.RD3/C2INB/CTMUI/ PSP359IAnalogRD3/C2INB/CTMUI/ PSP359IDigital I/O.C1NBIAnalogComparator 2 Input A.CTMUI59IAnalogRD3/C2INB/CTMUI/ PSP359I/ORD3IAnalogComparator 2 Input B.CTMUIFIAnalogPSP3I/OST/ CMOSParallel Slave Port data.RD4/ECCP1/P1A/PSP42I/OST/ CMOSRD4I/OST/ CMOSDigital I/O.ECCP1I/OST/ CMOSDigital I/O.PSP4I/OST/ CMOSCapture 1 input/Compare 1 output/PWM1 output.P1ACMOSST/ Parallel Slave Port data.RD5/P1B/PSP53I/OST/ CMOSRD5/P1B/PSP53I/OST/ CMOS	D1/C1INB/PSP1	55								
PSP1I/OST/ CMOSParallel Slave Port data.RD2/C2INA/PSP258I/OST/ CMOSDigital I/O.RD2I/OST/ CMOSDigital I/O.C2INAIAnalogComparator 2 Input A.PSP2I/OST/ CMOSParallel Slave Port data.RD3/C2INB/CTMUI/ PSP359IRD3I/OST/ CMOSC2INBIAnalogCTMUIOST/ CMOSPSP3I/OST/ CMOSRD4IAnalogRD4I/OST/ CMOSPSP4I/OST/ CMOSRD5/P1B/PSP53I/ORD5/P1B/PSP53I/ORD5I/OST/ CMOSRD5I/OST/ CMOSRD5I/OST/ CMOS	RD1		I/O		Digital I/O.					
RD2/C2INA/PSP258CMOSRD21/0ST/ CMOSDigital I/O.C2INA1AnalogComparator 2 Input A.PSP21/0ST/ CMOSParallel Slave Port data.RD3/C2INB/CTMUI/ PSP3591AnalogRD31/0ST/ CMOSDigital I/O.RD31/0ST/ CMOSDigital I/O.C2INB1AnalogComparator 2 Input B.CTMUI0CMOSCTMU pulse generator charger for the C2INB.PSP31AnalogComparator 2 Input B.CTMUI0ST/ CMOSParallel Slave Port data.PSP31AnalogComparator 2 Input B.CTMUI0ST/ CMOSParallel Slave Port data.RD41/0ST/ CMOSDigital I/O.PSP41/0ST/ CMOSCapture 1 input/Compare 1 output/PWM1 output.PSP41/0ST/ CMOSParallel Slave Port data.RD5/P1B/PSP531/0ST/ CMOSRD5/P1B/PSP531/0ST/ CMOS	C1INB		I	Analog	Comparator 1 Input B.					
RD2I/OST/ CMOSDigital I/O.C2INAIAnalogComparator 2 Input A.PSP2I/OST/ CMOSParallel Slave Port data.RD3/C2INB/CTMUI/ PSP359IIRD3I/OST/ CMOSDigital I/O.C2INBIAnalogComparator 2 Input B.C2INBIAnalogComparator 2 Input B.C1MUIOCMOSCTMU pulse generator charger for the C2INB.PSP3I/OST/ CMOSParallel Slave Port data.RD4/ECCP1/P1A/PSP42IRD4I/OST CMOSECCP1I/OST CMOSPSP4I/OST CMOSRD5/P1B/PSP53I/ORD5I/OST/ CMOSRD5I/OST/ CMOSRD5I/OST/ CMOSRD5S RD5I/ORD5S RD5I/ORD5S RD5	PSP1		I/O		Parallel Slave Port data.					
C2INA PSP2ICMOS AnalogComparator 2 Input A.PSP2I/OST/ CMOSParallel Slave Port data.RD3/C2INB/CTMUI/ PSP359IIRD3I/OST/ CMOSDigital I/O.C2INB CTMUIIAnalogComparator 2 Input B.CTMUI PSP3OCMOSCTMU pulse generator charger for the C2INB.PSP3I/OST/ CMOSParallel Slave Port data.RD4/ECCP1/P1A/PSP42IRD4I/OST/ CMOSECCP1 P1A PSP4I/OSTPSP4I/OST/ CMOSRD5/P1B/PSP53 RD5I/OST/ CMOS	D2/C2INA/PSP2	58								
PSP2I/OST/ CMOSParallel Slave Port data.RD3/C2INB/CTMUI/ PSP35959IIRD3I/OST/ CMOSDigital I/O.C2INBIAnalogComparator 2 Input B.CTMUIOCMOSCTMU pulse generator charger for the C2INB.PSP3IAnalogCTMU pulse generator charger for the C2INB.RD4/ECCP1/P1A/PSP42IAnalogRD4II/OST/ CMOSDigital I/O.ECCP1I/OST/ CMOSCapture 1 input/Compare 1 output/PWM1 output.P1AOCMOSEnhanced PWM1 Output A.PSP4I/OST/ CMOSParallel Slave Port data.RD5/P1B/PSP53I/OST/ CMOSRD5I/OST/ CMOSDigital I/O.	RD2		I/O		Digital I/O.					
RD3/C2INB/CTMUI/ PSP359CMOSRD3I/OST/ CMOSDigital I/O.RD3IAnalogComparator 2 Input B.C2INBIAnalogComparator 2 Input B.CTMUIOCMOSCTMU pulse generator charger for the C2INB.PSP3I/OST/ CMOSParallel Slave Port data.RD4/ECCP1/P1A/PSP42I/OST/ CMOSRD4I/OST/ CMOSDigital I/O.ECCP1I/OST/ CMOSCapture 1 input/Compare 1 output/PWM1 output.P1AOCMOSEnhanced PWM1 Output A.PSP4I/OST/ CMOSParallel Slave Port data.RD5/P1B/PSP53I/OST/ CMOSRD5I/OST/ CMOSDigital I/O.	C2INA		Ι	Analog	Comparator 2 Input A.					
PSP3IIIRD3II/OST/ CMOSDigital I/O.C2INBIAnalogComparator 2 Input B.CTMUIOCMOSCTMU pulse generator charger for the C2INB.PSP3I/OST/ CMOSParallel Slave Port data.RD4/ECCP1/P1A/PSP42IIRD4I/OST/ CMOSDigital I/O.ECCP1I/OST/ CMOSDigital I/O.P1AOCMOSCapture 1 input/Compare 1 output/PWM1 output.PSP4I/OST/ CMOSParallel Slave Port data.RD5/P1B/PSP53I/OST/ CMOSRD5I/OST/ CMOSDigital I/O.	PSP2		I/O							
C2INBIAnalogComparator 2 Input B.CTMUIOCMOSCTMU pulse generator charger for the C2INB.PSP3I/OST/ CMOSParallel Slave Port data.RD4/ECCP1/P1A/PSP42IRD4I/OST/ CMOSDigital I/O.ECCP1I/OSTCapture 1 input/Compare 1 output/PWM1 output.P1AOCMOSPSP4I/OST/ CMOSParallel Slave Port data.RD5/P1B/PSP53I/ORD51/OST/ CMOS		59								
CTMUI PSP3O I/OCMOS ST/ CMOSCTMU pulse generator charger for the C2INB.RD4/ECCP1/P1A/PSP4 RD42I/OST/ CMOSParallel Slave Port data.RD4/ECCP1/P1A/PSP4 RD42I/OST/ CMOSDigital I/O.ECCP1 P1A PSP4I/OSTCapture 1 input/Compare 1 output/PWM1 output.OCMOSCMOSEnhanced PWM1 Output A.PSP4I/OST/ CMOSParallel Slave Port data.RD5/P1B/PSP5 RD53I/OST/ CMOSRD51/OST/ CMOSDigital I/O.	RD3		I/O		Digital I/O.					
PSP3I/OST/ CMOSParallel Slave Port data.RD4/ECCP1/P1A/PSP42IJRD4I/OST/ CMOSDigital I/O.ECCP1I/OSTCapture 1 input/Compare 1 output/PWM1 output.P1AOCMOSEnhanced PWM1 Output A.PSP4I/OST/ CMOSParallel Slave Port data.RD5/P1B/PSP53I/OST/ CMOSRD51/OST/ CMOSDigital I/O.	C2INB		I	Analog						
RD4/ECCP1/P1A/PSP42CMOSRD41/OST/ CMOSDigital I/O.ECCP1I/OSTCapture 1 input/Compare 1 output/PWM1 output.P1AOCMOSEnhanced PWM1 Output A.PSP4I/OST/ CMOSParallel Slave Port data.RD5/P1B/PSP53I/OST/ CMOSRD51/OST/ CMOSDigital I/O.	CTMUI		0	CMOS						
RD4I/OST/ CMOSDigital I/O.ECCP1I/OSTCapture 1 input/Compare 1 output/PWM1 output.P1AOCMOSEnhanced PWM1 Output A.PSP4I/OST/ CMOSParallel Slave Port data.RD5/P1B/PSP53I/OST/ CMOSRD51/OST/ CMOSDigital I/O.	PSP3		I/O		Parallel Slave Port data.					
ECCP1I/OSTCapture 1 input/Compare 1 output/PWM1 output.P1AOCMOSEnhanced PWM1 Output A.PSP4I/OST/ CMOSParallel Slave Port data.RD5/P1B/PSP53I/OST/ CMOSRD51/OST/ CMOSDigital I/O.	D4/ECCP1/P1A/PSP4	2								
P1A O CMOS Enhanced PWM1 Output A. PSP4 I/O ST/ CMOS Parallel Slave Port data. RD5/P1B/PSP5 3 I/O ST/ CMOS RD5 I/O ST/ CMOS Digital I/O.	RD4		I/O							
PSP4 I/O ST/ CMOS Parallel Slave Port data. RD5/P1B/PSP5 3 I/O ST/ CMOS I/O ST/ Digital I/O.	ECCP1		I/O	ST	Capture 1 input/Compare 1 output/PWM1 output.					
RD5/P1B/PSP5 3 I/O ST/ RD5 I/O ST/ CMOS	P1A		0	CMOS	Enhanced PWM1 Output A.					
RD5 I/O ST/ Digital I/O. CMOS	PSP4		I/O		Parallel Slave Port data.					
CMOS	D5/P1B/PSP5	3								
P1B O CMOS Enhanced PWM1 Output B.	RD5		I/O		Digital I/O.					
	P1B		0	CMOS	Enhanced PWM1 Output B.					
PSP5 I/O ST/ Parallel Slave Port data. CMOS	PSP5		I/O		Parallel Slave Port data.					

TABLE 1-6: PIC18F6XK80 PINOUT I/O DESCRIPTIONS (CONTINUED)

l P = Input

= Power

Pin Name	Pin Num	Pin Type	Buffer Type	Description				
RD6/P1C/PSP6	4							
RD6		I/O	ST/ CMOS	Digital I/O.				
P1C		0	CMOS	Enhanced PWM1 Output C.				
PSP6		I/O	ST/ CMOS	Parallel Slave Port data.				
RD7/P1D/PSP7	5							
RD7		I/O	ST/ CMOS	Digital I/O.				
P1D		0	CMOS	Enhanced PWM1 Output D.				
PSP7		I/O	ST/ CMOS	Parallel Slave Port data.				
Legend: I ² C™ = I ² C ST = Schr I = Input	nitt Trigge	-		CMOS = CMOS compatible input or output OS levels Analog = Analog input O = Output				

TABLE 1-6: PIC18F6XK80 PINOUT I/O DESCRIPTIONS (CONTINUED))
---	----

I = Input P = Power

Pin Name	Pin Num	Pin Type	Buffer Type	Description				
				PORTE is a bidirectional I/O port.				
RE0/AN5/RD	37							
RE0		I/O	ST/	Digital I/O.				
			CMOS					
AN5		I	Analog	Analog Input 5.				
RD		Ι	ST	Parallel Slave Port read strobe.				
RE1/AN6/C1OUT/WR	38							
RE1		I/O	ST/ CMOS	Digital I/O.				
AN6		I	Analog	Analog Input 6.				
C1OUT		0	CMOS	Comparator 1 output.				
WR		Ι	ST	Parallel Slave Port write strobe.				
RE2/AN7/C2OUT/CS	39							
RE2		I/O	ST/ CMOS	Digital I/O.				
AN7		Ι	Analog	Analog Input 7.				
C2OUT		0	CMOS	comparator 2 output.				
CS		I	ST	arallel Slave Port chip select.				
RE3				See the MCLR/RE3 pin.				
RE4/CANRX	27							
RE4		I/O	ST/ CMOS	Digital I/O.				
CANRX		I	ST	CAN bus RX.				
RE5/CANTX	24							
RE5		I/O	ST/ CMOS	Digital I/O.				
CANTX		0	CMOS	CAN bus TX.				
RE6/RX2/DT2	60							
RE6		I/O	ST/ CMOS	Digital I/O.				
RX2		I	ST	EUSART asynchronous receive.				
DT2		I/O	ST	EUSART synchronous data. (See related TX2/CK2.)				
RE7/TX2/CK2	61							
RE7		I/O	ST/ CMOS	Digital I/O.				
TX2		0	CMOS	EUSART asynchronous transmit.				
CK2		I/O	ST	EUSART synchronous clock. (See related RX2/DT2.)				
Legend: I ² C™ = I ² C/S ST = Schmit I = Input				CMOS = CMOS compatible input or output OS levels Analog = Analog input O = Output				

PIC18F6XK80 PINOUT I/O DESCRIPTIONS (CONTINUED) **TABLE 1-6:**

= Power Ρ

Pin Name	Pin Num	Pin Type	Buffer Type	Description					
				PORTF is a bidirectional I/O port.					
RF0/MDMIN	17								
RF0		I/O	ST/ CMOS	Digital I/O.					
MDMIN		I	CMOS	Nodulator source input.					
RF1	19								
RF1		I/O	ST/ CMOS	Digital I/O.					
RF2/MDCIN1	35								
RF2		I/O	ST/ CMOS	Digital I/O.					
MDCIN1		Ι	ST	Modulator Carrier Input 1.					
RF3	36								
RF3		I/O	ST/ CMOS	Digital I/O.					
RF4/MDCIN2	44								
RF4		I/O	ST/ CMOS	Digital I/O.					
MDCIN2		Ι	ST	Modulator Carrier Input 2.					
RF5	45								
RF5		I/O	ST/ CMOS	Digital I/O.					
RF6/MDOUT	52								
RF6		I/O	ST/ CMOS	Digital I/O.					
MDOUT		0	CMOS	Modulator output.					
RF7	53								
RF7		I/O	ST/ CMOS	Digital I/O.					
Legend: $I^2C^{TM} = I^2C/S$ ST = Schm I = Input P = Power	itt Trigge			CMOS = CMOS compatible input or output OS levels Analog = Analog input O = Output					

TABLE 1-6:	PIC18F6XK80 PINOUT I/O DESCRIPTIONS (CONTINUED)

Pin Name	Pin Num	Pin Type	Buffer Type	Description				
				PORTG is a bidirectional I/O port.				
RG0/RX1/DT1	6							
RG0		I/O	ST/ CMOS	Digital I/O.				
RX1		Ι	ST	EUSART asynchronous receive.				
DT1		I/O	ST	EUSART synchronous data. (See related TX2/CK2.)				
RG1/CANTX2	7							
RG1		I/O	ST/ CMOS	Digital I/O.				
CANTX2		0	CMOS	CAN bus complimentary transmit output or CAN bus time clock.				
RG2/T3CKI	11							
RG2		I/O	ST/ CMOS	Digital I/O.				
T3CKI		Ι	ST	Timer3 clock input.				
RG3/TX1/CK1	12							
RG3		I/O	ST/ CMOS	Digital I/O.				
TX1		0	CMOS	EUSART asynchronous transmit.				
CK1		I/O	ST	EUSART synchronous clock. (See related RX2/DT2.)				
RG4/T0CKI	18							
RG4		I/O	ST/ CMOS	Digital I/O.				
TOCKI		Ι	ST	Timer0 external clock input.				
Legend: $l^2C^{TM} = l^2C/SMBus$ input bufferCMOS= CMOS compatible input or outputST= Schmitt Trigger input with CMOS levelsAnalog= Analog inputI= InputO= Output								

PIC18F6XK80 PINOUT I/O DESCRIPTIONS (CONTINUED) **TABLE 1-6:**

I = Input Р = Power = Output

Pin Name Pin Pin Bu Num Type Ty				Description			
Vss	8		Р				
Vss				Ground reference for logic and I/O pins.			
Vss	26		Р				
Vss				Ground reference for logic and I/O pins.			
Avss	42		Р				
Avss				Ground reference for analog modules.			
Vss	43		Р				
Vss				Ground reference for logic and I/O pins.			
Vss	56		Р				
Vss				Ground reference for logic and I/O pins.			
Avdd	9		Р				
Avdd				Positive supply for analog modules.			
Vdd	10		Ρ				
Vdd				Positive supply for logic and I/O pins.			
Vdd	25		Р				
Vdd				Positive supply for logic and I/O pins.			
VDDCORE/VCAP	33		Р				
VDDCORE				External filter capacitor connection.			
VCAP				External filter capacitor connection.			
Avdd	40		Р				
Avdd				Positive supply for analog modules.			
Vdd	41		Р				
Vdd				Positive supply for logic and I/O pins.			
Vdd	57		Р				
Vdd				Positive supply for logic and I/O pins.			
Legend: $I^2C^{TM} = I^2C$ ST = Schi I = Inpu P = Pow	mitt Trigge t			CMOS = CMOS compatible input or output OS levels Analog = Analog input O = Output			

NOTES:

2.0 GUIDELINES FOR GETTING STARTED WITH PIC18FXXKXX MICROCONTROLLERS

2.1 Basic Connection Requirements

Getting started with the PIC18F66K80 family family of 8-bit microcontrollers requires attention to a minimal set of device pin connections before proceeding with development.

The following pins must always be connected:

- All VDD and Vss pins (see Section 2.2 "Power Supply Pins")
- All AVDD and AVss pins, regardless of whether or not the analog device features are used (see Section 2.2 "Power Supply Pins")
- MCLR pin
 (see Section 2.3 "Master Clear (MCLR) Pin")
- ENVREG (if implemented) and VCAP/VDDCORE pins (see Section 2.4 "Voltage Regulator Pins (ENVREG and VCAP/VDDCORE)")

These pins must also be connected if they are being used in the end application:

- PGC/PGD pins used for In-Circuit Serial Programming[™] (ICSP[™]) and debugging purposes (see Section 2.5 "ICSP Pins")
- OSCI and OSCO pins when an external oscillator source is used

(see Section 2.6 "External Oscillator Pins")

Additionally, the following pins may be required:

• VREF+/VREF- pins are used when external voltage reference for analog modules is implemented

Note: The AVDD and AVSS pins must always be connected, regardless of whether any of the analog modules are being used.

The minimum mandatory connections are shown in Figure 2-1.

FIGURE 2-1: RECOMMENDED

MINIMUM CONNECTIONS



Key (all values are recommendations):

C1 through C6: 0.1 $\mu\text{F},$ 20V ceramic R1: 10 k Ω

R2: 100Ω to 470Ω

- Note 1: See Section 2.4 "Voltage Regulator Pins (ENVREG and VCAP/VDDCORE)" for explanation of ENVREG pin connections.
 - 2: The example shown is for a PIC18F device with five VDD/VSS and AVDD/AVSS pairs. Other devices may have more or less pairs; adjust the number of decoupling capacitors appropriately.

2.2 Power Supply Pins

2.2.1 DECOUPLING CAPACITORS

The use of decoupling capacitors on every pair of power supply pins, such as VDD, VSS, AVDD and AVSS, is required.

Consider the following criteria when using decoupling capacitors:

- Value and type of capacitor: A 0.1 μ F (100 nF), 10-20V capacitor is recommended. The capacitor should be a low-ESR device, with a resonance frequency in the range of 200 MHz and higher. Ceramic capacitors are recommended.
- Placement on the printed circuit board: The decoupling capacitors should be placed as close to the pins as possible. It is recommended to place the capacitors on the same side of the board as the device. If space is constricted, the capacitor can be placed on another layer on the PCB using a via; however, ensure that the trace length from the pin to the capacitor is no greater than 0.25 inch (6 mm).
- Handling high-frequency noise: If the board is experiencing high-frequency noise (upward of tens of MHz), add a second ceramic type capacitor in parallel to the above described decoupling capacitor. The value of the second capacitor can be in the range of 0.01 μ F to 0.001 μ F. Place this second capacitor next to each primary decoupling capacitor. In high-speed circuit designs, consider implementing a decade pair of capacitances as close to the power and ground pins as possible (e.g., 0.1 μ F in parallel with 0.001 μ F).
- Maximizing performance: On the board layout from the power supply circuit, run the power and return traces to the decoupling capacitors first, and then to the device pins. This ensures that the decoupling capacitors are first in the power chain. Equally important is to keep the trace length between the capacitor and the power pins to a minimum, thereby reducing PCB trace inductance.

2.2.2 TANK CAPACITORS

On boards with power traces running longer than six inches in length, it is suggested to use a tank capacitor for integrated circuits, including microcontrollers, to supply a local power source. The value of the tank capacitor should be determined based on the trace resistance that connects the power supply source to the device, and the maximum current drawn by the device in the application. In other words, select the tank capacitor so that it meets the acceptable voltage sag at the device. Typical values range from 4.7 μ F to 47 μ F.

2.3 Master Clear (MCLR) Pin

The MCLR pin provides two specific device functions: Device Reset, and Device Programming and Debugging. If programming and debugging are not required in the end application, a direct connection to VDD may be all that is required. The addition of other components, to help increase the application's resistance to spurious Resets from voltage sags, may be beneficial. A typical configuration is shown in Figure 2-1. Other circuit designs may be implemented, depending on the application's requirements.

During programming and debugging, the resistance and capacitance that can be added to the pin must be considered. Device programmers and debuggers drive the MCLR pin. Consequently, specific voltage levels (VIH and VIL) and fast signal transitions must not be adversely affected. Therefore, specific values of R1 and C1 will need to be adjusted based on the application and PCB requirements. For example, it is recommended that the capacitor, C1, be isolated from the MCLR pin during programming and debugging operations by using a jumper (Figure 2-2). The jumper is replaced for normal run-time operations.

Any components associated with the $\overline{\text{MCLR}}$ pin should be placed within 0.25 inch (6 mm) of the pin.

FIGURE 2-2: EXAMPLE OF MCLR PIN CONNECTIONS



VIH and VIL specifications are met.

2.4 Voltage Regulator Pins (ENVREG and VCAP/VDDCORE)

The on-chip voltage regulator enable pin, ENVREG, must always be connected directly to either a supply voltage or to ground. Tying ENVREG to VDD enables the regulator, while tying it to ground disables the regulator. Refer to **Section 28.3 "On-Chip Voltage Regulator**" for details on connecting and using the on-chip regulator.

When the regulator is enabled, a low-ESR (< 5 Ω) capacitor is required on the VCAP/VDDCORE pin to stabilize the voltage regulator output voltage. The VCAP/VDDCORE pin must not be connected to VDD and must use a capacitor of 10 μ F connected to ground. The type can be ceramic or tantalum. Suitable examples of capacitors are shown in Table 2-1. Capacitors with equivalent specifications can be used.

Designers may use Figure 2-3 to evaluate ESR equivalence of candidate devices.

It is recommended that the trace length not exceed 0.25 inch (6 mm). Refer to **Section 31.0** "**Electrical Characteristics**" for additional information.

When the regulator is disabled, the VCAP/VDDCORE pin must be tied to a voltage supply at the VDDCORE level. Refer to **Section 31.0 "Electrical Characteristics"** for information on VDD and VDDCORE.

Some PIC18FXXKXX families, or some devices within a family, do not provide the option of enabling or disabling the on-chip voltage regulator:

- Some devices (with the name, PIC18LFXXKXX) permanently disable the voltage regulator. These devices do not have the ENVREG pin and require a 0.1 μ F capacitor on the VCAP/VDDCORE pin. The VDD level of these devices must comply with the "voltage regulator disabled" specification for Parameter D001, in Section 31.0 "Electrical Characteristics".
- Some devices permanently enable the voltage regulator.
 These devices also do not have the ENV/DEC picture.

These devices also do not have the ENVREG pin. The 10 μF capacitor is still required on the VCAP/VDDCORE pin.

FIGURE 2-3:

FREQUENCY vs. ESR PERFORMANCE FOR



TABLE 2-1: SUITABLE CAPACITOR EQUIVALENTS

Make	Part #	Nominal Capacitance	Base Tolerance	Rated Voltage	Temp. Range
TDK	C3216X7R1C106K	10 µF	±10%	16V	-55 to 125°C
TDK	C3216X5R1C106K	10 µF	±10%	16V	-55 to 85°C
Panasonic	ECJ-3YX1C106K	10 µF	±10%	16V	-55 to 125°C
Panasonic	ECJ-4YB1C106K	10 µF	±10%	16V	-55 to 85°C
Murata	GRM32DR71C106KA01L	10 µF	±10%	16V	-55 to 125°C
Murata	GRM31CR61C106KC31L	10 µF	±10%	16V	-55 to 85°C

2.4.1 CONSIDERATIONS FOR CERAMIC CAPACITORS

In recent years, large value, low-voltage, surface-mount ceramic capacitors have become very cost effective in sizes up to a few tens of microfarad. The low-ESR, small physical size and other properties make ceramic capacitors very attractive in many types of applications.

Ceramic capacitors are suitable for use with the internal voltage regulator of this microcontroller. However, some care is needed in selecting the capacitor to ensure that it maintains sufficient capacitance over the intended operating range of the application.

Typical low-cost, 10 μ F ceramic capacitors are available in X5R, X7R and Y5V dielectric ratings (other types are also available, but are less common). The initial tolerance specifications for these types of capacitors are often specified as ±10% to ±20% (X5R and X7R), or -20%/+80% (Y5V). However, the effective capacitance that these capacitors provide in an application circuit will also vary based on additional factors, such as the applied DC bias voltage and the temperature. The total in-circuit tolerance is, therefore, much wider than the initial tolerance specification.

The X5R and X7R capacitors typically exhibit satisfactory temperature stability (ex: $\pm 15\%$ over a wide temperature range, but consult the manufacturer's data sheets for exact specifications). However, Y5V capacitors typically have extreme temperature tolerance specifications of $\pm 22\%/-82\%$. Due to the extreme temperature tolerance, a 10 μ F nominal rated Y5V type capacitor may not deliver enough total capacitance to meet minimum internal voltage regulator stability and transient response requirements. Therefore, Y5V capacitors are not recommended for use with the internal regulator if the application must operate over a wide temperature range.

In addition to temperature tolerance, the effective capacitance of large value ceramic capacitors can vary substantially, based on the amount of DC voltage applied to the capacitor. This effect can be very significant, but is often overlooked or is not always documented.

A typical DC bias voltage vs. capacitance graph for X7R type and Y5V type capacitors is shown in Figure 2-4.



When selecting a ceramic capacitor to be used with the internal voltage regulator, it is suggested to select a high-voltage rating, so that the operating voltage is a small percentage of the maximum rated capacitor voltage. For example, choose a ceramic capacitor rated at 16V for the 2.5V core voltage. Suggested capacitors are shown in Table 2-1.

2.5 ICSP Pins

The PGC and PGD pins are used for In-Circuit Serial ProgrammingTM (ICSPTM) and debugging purposes. It is recommended to keep the trace length between the ICSP connector and the ICSP pins on the device as short as possible. If the ICSP connector is expected to experience an ESD event, a series resistor is recommended, with the value in the range of a few tens of ohms, not to exceed 100 Ω .

Pull-up resistors, series diodes and capacitors on the PGC and PGD pins are not recommended as they will interfere with the programmer/debugger communications to the device. If such discrete components are an application requirement, they should be removed from the circuit during programming and debugging. Alternatively, refer to the AC/DC characteristics and timing requirements information in the respective device Flash programming specification for information on capacitive loading limits, and pin input voltage high (VIH) and input low (VIL) requirements.

For device emulation, ensure that the "Communication Channel Select" (i.e., PGCx/PGDx pins), programmed into the device, matches the physical connections for the ICSP to the Microchip debugger/emulator tool.

For more information on available Microchip development tools connection requirements, refer to **Section 30.0 "Development Support"**.

2.6 External Oscillator Pins

Many microcontrollers have options for at least two oscillators: a high-frequency primary oscillator and a low-frequency secondary oscillator (refer to **Section 3.0 "Oscillator Configurations"** for details).

The oscillator circuit should be placed on the same side of the board as the device. Place the oscillator circuit close to the respective oscillator pins with no more than 0.5 inch (12 mm) between the circuit components and the pins. The load capacitors should be placed next to the oscillator itself, on the same side of the board.

Use a grounded copper pour around the oscillator circuit to isolate it from surrounding circuits. The grounded copper pour should be routed directly to the MCU ground. Do not run any signal traces or power traces inside the ground pour. Also, if using a two-sided board, avoid any traces on the other side of the board where the crystal is placed.

Layout suggestions are shown in Figure 2-4. In-line packages may be handled with a single-sided layout that completely encompasses the oscillator pins. With fine-pitch packages, it is not always possible to completely surround the pins and components. A suitable solution is to tie the broken guard sections to a mirrored ground layer. In all cases, the guard trace(s) must be returned to ground.

In planning the application's routing and I/O assignments, ensure that adjacent port pins, and other signals in close proximity to the oscillator, are benign (i.e., free of high frequencies, short rise and fall times, and other similar noise).

For additional information and design guidance on oscillator circuits, please refer to these Microchip Application Notes, available at the corporate web site (www.microchip.com):

- AN826, "Crystal Oscillator Basics and Crystal Selection for rfPIC[™] and PICmicro[®] Devices"
- AN849, "Basic PICmicro[®] Oscillator Design"
- AN943, "Practical PICmicro[®] Oscillator Analysis and Design"
- AN949, "Making Your Oscillator Work"

2.7 Unused I/Os

Unused I/O pins should be configured as outputs and driven to a logic low state. Alternatively, connect a 1 k Ω to 10 k Ω resistor to Vss on unused pins and drive the output to logic low.

FIGURE 2-5:

PLACEMENT OF THE OSCILLATOR CIRCUIT

SUGGESTED



NOTES:

3.0 OSCILLATOR CONFIGURATIONS

3.1 Oscillator Types

The PIC18F66K80 family of devices can be operated in the following oscillator modes:

- EC External Clock, RA6 Available
- ECIO External Clock, Clock Out RA6 (Fosc/4 on RA6)
- HS High-Speed Crystal/Resonator
- XT Crystal/Resonator
- LP Low-Power Crystal
- RC External Resistor/Capacitor, RA6 Available
- RCIO External Resistor/Capacitor, Clock Out RA6 (Fosc/4 on RA6)
- INTIO2 Internal Oscillator with I/O on RA6 and RA7
- INTIO1 Internal Oscillator with Fosc/4 Output on RA6 and I/O on RA7

There is also an option for running the 4xPLL on any of the clock sources in the input frequency range of 4 to 16 MHz.

The PLL is enabled by setting the PLLCFG bit (CONFIG1H<4>) or the PLLEN bit (OSCTUNE<6>).

For the EC and HS modes, the PLLEN (software) or PLLCFG (CONFIG1H<4>) bit can be used to enable the PLL.

For the INTIOx modes (HF-INTOSC):

- Only the PLLEN can enable the PLL (PLLCFG is ignored).
- When the oscillator is configured for the internal oscillator (FOSC<3:0> = 100x), the PLL can be enabled only when the HF-INTOSC frequency is 4, 8 or 16 MHz.

When the RA6 and RA7 pins are not used for an oscillator function or CLKOUT function, they are available as general purpose I/Os. To optimize power consumption when using EC/HS/ XT/LP/RC as the primary oscillator, the frequency input range can be configured to yield an optimized power bias:

- Low-Power Bias External frequency less than 160 kHz
- Medium Power Bias External frequency between 160 kHz and 16 MHz
- High-Power Bias External frequency greater than 16 MHz

All of these modes are selected by the user by programming the FOSC<3:0> Configuration bits (CONFIG1H<3:0>). In addition, PIC18F66K80 family devices can switch between different clock sources, either under software control, or under certain conditions, automatically. This allows for additional power savings by managing device clock speed in real time without resetting the application. The clock sources for the PIC18F66K80 family of devices are shown in Figure 3-1.

For the HS and EC mode, there are additional power modes of operation, depending on the frequency of operation.

HS1 is the Medium Power mode with a frequency range of 4 MHz to 16 MHz. HS2 is the High-Power mode, where the oscillator frequency can go from 16 MHz to 25 MHz. HS1 and HS2 are achieved by setting the CONFIG1H<3:0> bits correctly. (For details, see Register 28-2 on Page 460.)

EC mode has these modes of operation:

- EC1 For low power with a frequency range up to 160 kHz
- EC2 Medium power with a frequency range of 160 kHz to 16 MHz
- EC3 High power with a frequency range of 16 MHz to 64 MHz

EC1, EC2 and EC3 are achieved by setting the CONFIG1H<3:0> correctly. (For details, see Register 28-2 on Page 460.)

Table 3-1 shows the HS and EC modes' frequencyrange and FOSC<3:0> settings.

Mode	Frequency Range	FOSC<3:0> Setting
EC1 (low power)		1101
(EC1 & EC1IO)	DC-160 kHz	1100
EC2 (medium power)	160 kHz-16 MHz	1011
(EC2 & EC2IO)		1010
EC3 (high power)	16 MHz-64 MHz	0101
(EC3 & EC3IO)		0100
HS1 (medium power)	4 MHz-16 MHz	0011
HS2 (high power)	16 MHz-25 MHz	0010
ХТ	100 kHz-4 MHz	0001
LP	31.25 kHz	0000
RC (External)	0-4 MHz	001x
INTIO	32 kHz-16 MHz	100x (and OSCCON, OSCCON2)



PIC18F66K80 FAMILY CLOCK DIAGRAM



3.2 Control Registers

The OSCCON register (Register 3-1) controls the main aspects of the device clock's operation. It selects the oscillator type to be used, which of the power-managed modes to invoke and the output frequency of the INTOSC source. It also provides status on the oscillators.

The OSCTUNE register (Register 3-3) controls the tuning and operation of the internal oscillator block. It also implements the PLLEN bit which controls the operation of the Phase Locked Loop (PLL) (see Section 3.5.3 "PLL Frequency Multiplier").

REGISTER 3-1: OSCCON: OSCILLATOR CONTROL REGISTER

R/W-0	R/W-1	R/W-1	R/W-0	R ⁽¹⁾	R-0	R/W-0	R/W-0
IDLEN	IRCF2 ⁽²⁾	IRCF1 ⁽²⁾	IRCF0 ⁽²⁾	OSTS	HFIOFS	SCS1 ⁽⁴⁾	SCS0 ⁽⁴⁾
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7	IDLEN: Idle Enable bit
	 1 = Device enters an Idle mode when a SLEEP instruction is executed 0 = Device enters Sleep mode when a SLEEP instruction is executed
bit 6-4	IRCF<2:0>: Internal Oscillator Frequency Select bits ⁽²⁾
	111 = HF-INTOSC output frequency is used (16 MHz)
	110 = HF-INTOSC/2 output frequency is used (8 MHz, default) 101 = HF-INTOSC/4 output frequency is used (4 MHz)
	100 = HF-INTOSC/8 output frequency is used (2 MHz)
	011 = HF-INTOSC/16 output frequency is used (1 MHz)
	$\frac{\text{If INTSRC} = 0 \text{ and } \text{MFIOSEL} = 0}{(3,5)}$
	010 = HF-INTOSC/32 output frequency is used (500 kHz) 001 = HF-INTOSC/64 output frequency is used (250 kHz)
	000 = LF-INTOSC output frequency is used (31.25 kHz) ⁽⁶⁾
	If INTSRC = 1 and MFIOSEL = 0 . ^(3,5)
	010 = HF-INTOSC/32 output frequency is used (500 kHz)
	001 = HF-INTOSC/64 output frequency is used (250 kHz) 000 = HF-INTOSC/512 output frequency is used (31.25 kHz)
	If INTSRC = 0 and MFIOSEL = 1 : ^(3,5)
	010 = MF-INTOSC output frequency is used (500 kHz)
	001 = MF-INTOSC/2 output frequency is used (250 kHz)
	000 = LF-INTOSC output frequency is used (31.25 kHz) ⁽⁶⁾ <u>If INTSRC = 1 and MFIOSEL = 1:^(3,5)</u>
	010 = MF-INTOSC output frequency is used (500 kHz)
	001 = MF-INTOSC/2 output frequency is used (250 kHz)
	000 = MF-INTOSC/16 output frequency is used (31.25 kHz)
bit 3	OSTS: Oscillator Start-up Timer Time-out Status bit ⁽¹⁾
	 1 = Oscillator Start-up Timer (OST) time-out has expired; primary oscillator is running, as defined by FOSC<3:0>
	0 = Oscillator Start-up Timer (OST) time-out is running; primary oscillator is not ready – device is
	running from internal oscillator (HF-INTOSC, MF-INTOSC or LF-INTOSC)
Note 1:	The Reset state depends on the state of the IESO Configuration bit (CONFIG1H<7>).
2:	Modifying these bits will cause an immediate clock frequency switch if the internal oscillator is providing the device clocks.
3:	The source is selected by the INTSRC bit (OSCTUNE<7>).
4:	Modifying these bits will cause an immediate clock source switch.
5:	INTSRC = OSCTUNE<7> and MFIOSEL = OSCCON2<0>.
6:	This is the lowest power option for an internal source.

REGISTER 3-1: OSCCON: OSCILLATOR CONTROL REGISTER (CONTINUED)

bit 2	HFIOFS: HF-INTOSC Frequency Stable bit
	1 = HF-INTOSC oscillator frequency is stable
	0 = HF-INTOSC oscillator frequency is not stable

- bit 1-0 SCS<1:0>: System Clock Select bits⁽⁴⁾
 - 1x = Internal oscillator block (LF-INTOSC, MF-INTOSC or HF-INTOSC)
 - 01 = SOSC oscillator
 - 00 = Default primary oscillator (OSC1/OSC2 or HF-INTOSC with or without PLL; defined by the FOSC<3:0> Configuration bits, CONFIG1H<3:0>)
- Note 1: The Reset state depends on the state of the IESO Configuration bit (CONFIG1H<7>).
 - 2: Modifying these bits will cause an immediate clock frequency switch if the internal oscillator is providing the device clocks.
 - 3: The source is selected by the INTSRC bit (OSCTUNE<7>).
 - **4:** Modifying these bits will cause an immediate clock source switch.
 - 5: INTSRC = OSCTUNE<7> and MFIOSEL = OSCCON2<0>.
 - 6: This is the lowest power option for an internal source.

REGISTER 3-2: OSCCON2: OSCILLATOR CONTROL REGISTER 2

U-0	R-0	U-0	R/W-1	R/W-0	U-0	R-x	R/W-0
—	SOSCRUN	_	SOSCDRV ⁽¹⁾	SOSCGO	—	MFIOFS	MFIOSEL
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7	Unimplemented: Read as '0'
bit 6	SOSCRUN: SOSC Run Status bit
	 1 = System clock comes from a secondary SOSC 0 = System clock comes from an oscillator other than SOSC
bit 5	Unimplemented: Read as '0'
bit 4	SOSCDRV: Secondary Oscillator Drive Control bit ⁽¹⁾
	 1 = High-power SOSC circuit is selected 0 = Low/high-power select is done via the SOSCSEL<1:0> Configuration bits
bit 3	SOSCGO: Oscillator Start Control bit
	 1 = Oscillator is running even if no other sources are requesting it. 0 = Oscillator is shut off if no other sources are requesting it (When the SOSC is selected to run from a digital clock input, rather than an external crystal, this bit has no effect.)
bit 2	Unimplemented: Read as '0'
bit 1	MFIOFS: MF-INTOSC Frequency Stable bit
	1 = MF-INTOSC is stable 0 = MF-INTOSC is not stable
bit 0	MFIOSEL: MF-INTOSC Select bit
	 1 = MF-INTOSC is used in place of HF-INTOSC frequencies of 500 kHz, 250 kHz and 31.25 kHz 0 = MF-INTOSC is not used
Note 1:	When SOSC is selected to run from a digital clock input, rather than an external crystal, this bit has no effect.

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
INTSRC	PLLEN	TUN5	TUN4	TUN3	TUN2	TUN1	TUN0
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimpler	nented bit, read	l as '0'	
-n = Value at I	POR	'1' = Bit is set		'0' = Bit is clea		x = Bit is unkn	iown
bit 7	1 = 31.25 kH	z device clock is	derived from	y Source Selec 16 MHz INTOSC ITOSC 31 kHz (source (divide-		I, HF-INTOSC
bit 6		luency Multiplie nabled			, ,		
bit 5-0	011111 = Ma • 0000001 000000 = Ce 111111	aximum frequer • •	ncy ; fast RC oscill	requency Tunir	-	d frequency	

REGISTER 3-3: OSCTUNE: OSCILLATOR TUNING REGISTER

3.3 Clock Sources and Oscillator Switching

Essentially, PIC18F66K80 family devices have these independent clock sources:

- Primary oscillators
- · Secondary oscillators
- Internal oscillator

The **primary oscillators** can be thought of as the main device oscillators. These are any external oscillators connected to the OSC1 and OSC2 pins, and include the External Crystal and Resonator modes and the External Clock modes. If selected by the FOSC<3:0> Configuration bits (CONFIG1H<3:0>), the internal oscillator block may be considered a primary oscillator. The internal oscillator block can be one of the following:

- 31 kHz LF-INTOSC source
- 31 kHz to 500 kHz MF-INTOSC source
- · 31 kHz to 16 MHz HF-INTOSC source

The particular mode is defined by the FOSCx Configuration bits. The details of these modes are covered in Section 3.5 "External Oscillator Modes".

The **secondary oscillators** are external clock sources that are not connected to the OSC1 or OSC2 pin. These sources may continue to operate, even after the controller is placed in a power-managed mode. PIC18F66K80 family devices offer the SOSC (Timer1/3/5/7) oscillator as a secondary oscillator source.

The SOSC can be enabled from any peripheral that requests it. The SOSC can be enabled several ways by doing one of the following:

- The SOSC is selected as the source by either of the odd timers, which is done by each respective SOSCEN bit (TxCON<3>)
- The SOSC is selected as the CPU clock source by the SCSx bits (OSCCON<1:0>)
- The SOSCGO bit is set (OSCCON2<3>)

The SOSCGO bit is used to warm up the SOSC so that it is ready before any peripheral requests it.

The secondary oscillator has three Run modes. The SOSCSEL<1:0> bits (CONFIG1L<4:3>) decide the SOSC mode of operation:

- 11 = High-Power SOSC Circuit
- 10 = Digital (SCLKI) mode
- 11 = Low-Power SOSC Circuit

If a secondary oscillator is not desired and digital I/O on port pins, RC0 and RC1, is needed, the SOSCSELx bits must be set to Digital mode.

In addition to being a primary clock source in some circumstances, the **internal oscillator** is available as a power-managed mode clock source. The LF-INTOSC source is also used as the clock source for several special features, such as the WDT and Fail-Safe Clock Monitor. The internal oscillator block is discussed in more detail in **Section 3.6** "Internal Oscillator Block".

The PIC18F66K80 family includes features that allow the device clock source to be switched from the main oscillator, chosen by device configuration, to one of the alternate clock sources. When an alternate clock source is enabled, various power-managed operating modes are available.

3.3.1 OSC1/OSC2 OSCILLATOR

The OSC1/OSC2 oscillator block is used to provide the oscillator modes and frequency ranges:

Mode	Design Operating Frequency
LP	31.25-100 kHz
ХТ	100 kHz to 4 MHz
HS	4 MHz to 25 MHz
EC	0 to 64 MHz (external clock)
EXTRC	0 to 4 MHz (external RC)

The crystal-based oscillators (XT, HS and LP) have a built-in start-up time. The operation of the EC and EXTRC clocks is immediate.

3.3.2 CLOCK SOURCE SELECTION

The System Clock Select bits, SCS<1:0> (OSCCON<1:0>), select the clock source. The available clock sources are the primary clock defined by the FOSC<3:0> Configuration bits, the secondary clock (SOSC oscillator) and the internal oscillator. The clock source changes after one or more of the bits is written to, following a brief clock transition interval.

The OSTS (OSCCON<3>) and SOSCRUN (OSCCON2<6>) bits indicate which clock source is currently providing the device clock. The OSTS bit indicates that the Oscillator Start-up Timer (OST) has timed out and the primary clock is providing the device clock in primary clock modes. The SOSCRUN bit indicates when the SOSC oscillator (from Timer1/3/5/7) is providing the device clock in secondary clock modes. In power-managed modes, only one of these bits will be set at any time. If neither of these bits is set, the INTOSC is providing the clock or the internal oscillator has just started and is not yet stable.

The IDLEN bit (OSCCON<7>) determines if the device goes into Sleep mode or one of the Idle modes when the SLEEP instruction is executed.

The use of the flag and control bits in the OSCCON register is discussed in more detail in **Section 4.0 "Power-Managed Modes"**.

- Note 1: The Timer1/3/5/7 oscillator must be enabled to select the secondary clock source. The Timerx oscillator is enabled by setting the SOSCEN bit in the Timerx Control register (TxCON<3>). If the Timerx oscillator is not enabled, then any attempt to select a secondary clock source when executing a SLEEP instruction will be ignored.
 - 2: It is recommended that the Timerx oscillator be operating and stable before executing the SLEEP instruction or a very long delay may occur while the Timerx oscillator starts.

3.3.2.1 System Clock Selection and Device Resets

Since the SCSx bits are cleared on all forms of Reset, this means the primary oscillator defined by the FOSC<3:0> Configuration bits is used as the primary clock source on device Resets. This could either be the internal oscillator block by itself, or one of the other primary clock sources (HS, EC, XT, LP, External RC and PLL-enabled modes).

In those cases when the internal oscillator block, without PLL, is the default clock on Reset, the Fast RC Oscillator (INTOSC) will be used as the device clock source. It will initially start at 8 MHz; the postscaler selection that corresponds to the Reset value of the IRCF<2:0> bits ('110').

Regardless of which primary oscillator is selected, INTOSC will always be enabled on device power-up. It serves as the clock source until the device has loaded its configuration values from memory. It is at this point that the FOSCx Configuration bits are read and the oscillator selection of the operational mode is made.

Note that either the primary clock source or the internal oscillator will have two bit setting options for the possible values of the SCS<1:0> bits, at any given time.

3.3.3 OSCILLATOR TRANSITIONS

PIC18F66K80 family devices contain circuitry to prevent clock "glitches" when switching between clock sources. A short pause in the device clock occurs during the clock switch. The length of this pause is the sum of two cycles of the old clock source and three to four cycles of the new clock source. This formula assumes that the new clock source is stable.

Clock transitions are discussed in greater detail in **Section 4.1.2 "Entering Power-Managed Modes"**.

3.4 RC Oscillator

For timing-insensitive applications, the RC and RCIO Oscillator modes offer additional cost savings. The actual oscillator frequency is a function of several factors:

- · Supply voltage
- Values of the external resistor (REXT) and capacitor (CEXT)
- · Operating temperature

Given the same device, operating voltage and temperature, and component values, there will also be unit to unit frequency variations. These are due to factors such as:

- · Normal manufacturing variation
- Difference in lead frame capacitance between package types (especially for low CEXT values)
- Variations within the tolerance of the limits of $\ensuremath{\mathsf{Rext}}$ and $\ensuremath{\mathsf{Cext}}$

In the RC Oscillator mode, the oscillator frequency, divided by 4, is available on the OSC2 pin. This signal may be used for test purposes or to synchronize other logic. Figure 3-2 shows how the R/C combination is connected.





The RCIO Oscillator mode (Figure 3-3) functions like the RC mode, except that the OSC2 pin becomes an additional general purpose I/O pin. The I/O pin becomes bit 6 of PORTA (RA6).

FIGURE 3-3: RCIO OSCILLATOR MODE



3.5 External Oscillator Modes

3.5.1 CRYSTAL OSCILLATOR/CERAMIC **RESONATORS (HS MODES)**

In HS or HSPLL Oscillator modes, a crystal or ceramic resonator is connected to the OSC1 and OSC2 pins to establish oscillation. Figure 3-4 shows the pin connections.

The oscillator design requires the use of a crystal rated for parallel resonant operation.

Note: Use of a crystal rated for series resonant operation may give a frequency out of the crystal manufacturer's specifications.

CAPACITOR SELECTION FOR **TABLE 3-2:** CERAMIC RESONATORS

Typical Capacitor Values Used:						
Mode	Freq.	OSC1	OSC2			

27 nE

27 nF

110	0.0 101112	<i>21</i> pi	<i>21</i> P
	16.0 MHz	22 pF	22 pF

8 0 MHz

нs

Capacitor values are for design guidance only.

Different capacitor values may be required to produce acceptable oscillator operation. The user should test the performance of the oscillator over the expected VDD and temperature range for the application. Refer to the following application notes for oscillator-specific information:

- AN588, "PIC[®] Microcontroller Oscillator Design Guide"
- AN826, "Crystal Oscillator Basics and Crystal Selection for rfPIC[®] and PIC[®] Devices"
- AN849. "Basic PIC[®] Oscillator Design"
- AN943, "Practical PIC® Oscillator Analysis and Design"
- AN949, "Making Your Oscillator Work"

See the notes following Table 3-3 for additional information.

TABLE 3-3: CAPACITOR SELECTION FOR CRYSTAL OSCILLATOR

Osc Type	Crystal Freq.	Typical Capacitor Values Tested:		
	Fieq.	C1	C2	
HS	4 MHz	27 pF	27 pF	
	8 MHz	22 pF	22 pF	
	20 MHz	15 pF	15 pF	

Capacitor values are for design guidance only.

Different capacitor values may be required to produce acceptable oscillator operation. The user should test the performance of the oscillator over the expected VDD and temperature range for the application.

Refer to the Microchip application notes cited in Table 3-2 for oscillator specific information. Also see the notes following this table for additional information.

- Note 1: Higher capacitance increases the stability of oscillator but also increases the start-up time.
 - 2: Since each resonator/crystal has its own characteristics, the user should consult the resonator/crystal manufacturer for appropriate values of external components.
 - 3: Rs may be required to avoid overdriving crystals with low drive level specification.
 - 4: Always verify oscillator performance over the VDD and temperature range that is expected for the application.



RESONATOR OPERATION (HS OR HSPLL CONFIGURATION)



3.5.2 EXTERNAL CLOCK INPUT (EC MODES)

The EC and ECPLL Oscillator modes require an external clock source to be connected to the OSC1 pin. There is no oscillator start-up time required after a Power-on Reset or after an exit from Sleep mode.

In the EC Oscillator mode, the oscillator frequency divided by 4 is available on the OSC2 pin. This signal may be used for test purposes or to synchronize other logic. Figure 3-5 shows the pin connections for the EC Oscillator mode.

FIGURE 3-5: EXTERNAL CLOCK INPUT OPERATION (EC CONFIGURATION)



An external clock source may also be connected to the OSC1 pin in the HS mode, as shown in Figure 3-6. In this configuration, the divide-by-4 output on OSC2 is not available. Current consumption in this configuration will be somewhat higher than EC mode, as the internal oscillator's feedback circuitry will be enabled (in EC mode, the feedback circuit is disabled).

FIGURE 3-6: EXTERNAL CLOCK INPUT OPERATION (HS OSC CONFIGURATION)



3.5.3 PLL FREQUENCY MULTIPLIER

A Phase Lock Loop (PLL) circuit is provided as an option for users who want to use a lower frequency oscillator circuit or to clock the device up to its highest rated frequency from a crystal oscillator. This may be useful for customers who are concerned with EMI due to high-frequency crystals or users who require higher clock speeds from an internal oscillator.

3.5.3.1 HSPLL and ECPLL Modes

The HSPLL and ECPLL modes provide the ability to selectively run the device at four times the external oscillating source to produce frequencies up to 64 MHz.

The PLL is enabled by setting the PLLEN bit (OSCTUNE<6>) or the PLLCFG bit (CONFIG1H<4>). For the HF-INTOSC as primary, the PLL must be enabled with the PLLEN. This provides a software control for the PLL, enabling even if PLLCFG is set to '1', so that the PLL is enabled only when the HF-INTOSC frequency is within the 4 MHz to16 MHz input range.

This also enables additional flexibility for controlling the application's clock speed in software. The PLLEN should be enabled in HF-INTOSC mode only if the input frequency is in the range of 4 MHz-16 MHz.

FIGURE 3-7: PLL BLOCK DIAGRAM



3.5.3.2 PLL and HF-INTOSC

The PLL is available to the internal oscillator block when the internal oscillator block is configured as the primary clock source. In this configuration, the PLL is enabled in software and generates a clock output of up to 64 MHz.

The operation of INTOSC with the PLL is described in **Section 3.6.2 "INTPLL Modes**". Care should be taken that the PLL is enabled only if the HF-INTOSC postscaler is configured for 4 MHz, 8 MHz or 16 MHz.

3.6 Internal Oscillator Block

The PIC18F66K80 family of devices includes an internal oscillator block which generates two different clock signals. Either clock can be used as the microcontroller's clock source, which may eliminate the need for an external oscillator circuit on the OSC1 and/or OSC2 pins.

The Internal oscillator consists of three blocks, depending on the frequency of operation. They are HF-INTOSC, MF-INTOSC and LF-INTOSC.

In HF-INTOSC mode, the internal oscillator can provide a frequency ranging from 31 KHz to 16 MHz, with the postscaler deciding the selected frequency (IRCF<2:0>).

The INTSRC bit (OSCTUNE<7>) and MFIOSEL bit (OSCCON2<0>) also decide which INTOSC provides the lower frequency (500 kHz to 31 KHz). For the HF-INTOSC to provide these frequencies, INTSRC = 1 and MFIOSEL = 0.

In HF-INTOSC, the postscaler (IRCF<2:0>) provides the frequency range of 31 kHz to 16 MHz. If HF-INTOSC is used with the PLL, the input frequency to the PLL should be 4 MHz to 16 MHz (IRCF<2:0> = 111, 110 or 101).

For MF-INTOSC mode to provide a frequency range of 500 kHz to 31 kHz, INTSRC = 1 and MFIOSEL = 1. The postscaler (IRCF<2:0>), in this mode, provides the frequency range of 31 kHz to 500 kHz.

The LF-INTOSC can provide only 31 kHz if INTSRC = 0.

The LF-INTOSC provides 31 kHz and is enabled if it is selected as the device clock source. The mode is enabled automatically when any of the following are enabled:

- Power-up Timer (PWRT)
- Fail-Safe Clock Monitor (FSCM)
- Watchdog Timer (WDT)
- Two-Speed Start-up

These features are discussed in greater detail in **Section 28.0 "Special Features of the CPU"**.

The clock source frequency (HF-INTOSC, MF-INTOSC or LF-INTOSC direct) is selected by configuring the IRCFx bits of the OSCCON register, as well the INTSRC and MFIOSEL bits. The default frequency on device Resets is 8 MHz.

3.6.1 INTIO MODES

Using the internal oscillator as the clock source eliminates the need for up to two external oscillator pins, which can then be used for digital I/O. Two distinct oscillator configurations, which are determined by the FOSCx Configuration bits, are available:

- In INTIO1 mode, the OSC2 pin (RA6) outputs Fosc/4, while OSC1 functions as RA7 (see Figure 3-8) for digital input and output.
- In INTIO2 mode, OSC1 functions as RA7 and OSC2 functions as RA6 (see Figure 3-9). Both are available as digital input and output ports.

FIGURE 3-8: INTIO1 OSCILLATOR MODE







3.6.2 INTPLL MODES

The 4x Phase Lock Loop (PLL) can be used with the HF-INTOSC to produce faster device clock speeds than are normally possible with the internal oscillator sources. When enabled, the PLL produces a clock speed of 16 MHz or 64 MHz.

PLL operation is controlled through software. The control bits, PLLEN (OSCTUNE<6>) and PLLCFG (CONFIG1H<4>), are used to enable or disable its operation. The PLL is available only to HF-INTOSC. The other oscillator is set with HS and EC modes. Additionally, the PLL will only function when the selected output frequency is either 4 MHz or 16 MHz (OSCCON<6:4> = 111, 110 or 101).

Like the INTIO modes, there are two distinct INTPLL modes available:

- In INTPLL1 mode, the OSC2 pin outputs Fosc/4, while OSC1 functions as RA7 for digital input and output. Externally, this is identical in appearance to INTIO1 (see Figure 3-8).
- In INTPLL2 mode, OSC1 functions as RA7 and OSC2 functions as RA6, both for digital input and output. Externally, this is identical to INTIO2 (see Figure 3-9).

3.6.3 INTERNAL OSCILLATOR OUTPUT FREQUENCY AND TUNING

The internal oscillator block is calibrated at the factory to produce an INTOSC output frequency of 16 MHz. It can be adjusted in the user's application by writing to TUN<5:0> (OSCTUNE<5:0>) in the OSCTUNE register (Register 3-3).

When the OSCTUNE register is modified, the INTOSC (HF-INTOSC and MF-INTOSC) frequency will begin shifting to the new frequency. The oscillator will require some time to stabilize. Code execution continues during this shift and there is no indication that the shift has occurred.

The LF-INTOSC oscillator operates independently of the HF-INTOSC or the MF-INTOSC source. Any changes in the HF-INTOSC or the MF-INTOSC source, across voltage and temperature, are not necessarily reflected by changes in LF-INTOSC or vice versa. The frequency of LF-INTOSC is not affected by OSCTUNE.

3.6.4 INTOSC FREQUENCY DRIFT

The INTOSC frequency may drift as VDD or temperature changes and can affect the controller operation in a variety of ways. It is possible to adjust the INTOSC frequency by modifying the value in the OSCTUNE register. Depending on the device, this may have no effect on the LF-INTOSC clock source frequency.

Tuning INTOSC requires knowing when to make the adjustment, in which direction it should be made, and in some cases, how large a change is needed. Three compensation techniques are shown here.

3.6.4.1 Compensating with the EUSARTx

An adjustment may be required when the EUSARTx begins to generate framing errors or receives data with errors while in Asynchronous mode. Framing errors indicate that the device clock frequency is too high. To adjust for this, decrement the value in OSCTUNE to reduce the clock frequency. On the other hand, errors in data may suggest that the clock speed is too low. To compensate, increment OSCTUNE to increase the clock frequency.

3.6.4.2 Compensating with the Timers

This technique compares device clock speed to some reference clock. Two timers may be used; one timer is clocked by the peripheral clock, while the other is clocked by a fixed reference source, such as the SOSC oscillator.

Both timers are cleared, but the timer clocked by the reference generates interrupts. When an interrupt occurs, the internally clocked timer is read and both timers are cleared. If the internally clocked timer value is much greater than expected, then the internal oscillator block is running too fast. To adjust for this, decrement the OSCTUNE register.

3.6.4.3 Compensating with the CCP Module in Capture Mode

A CCP module can use free-running Timer1 (or Timer3), clocked by the internal oscillator block and an external event with a known period (i.e., AC power frequency). The time of the first event is captured in the CCPRxH:CCPRxL registers and is recorded for use later. When the second event causes a capture, the time of the first event is subtracted from the time of the second event. Since the period of the external event is known, the time difference between events can be calculated.

If the measured time is much greater than the calculated time, the internal oscillator block is running too fast. To compensate, decrement the OSCTUNE register. If the measured time is much less than the calculated time, the internal oscillator block is running too slow. To compensate, increment the OSCTUNE register.

3.7 Reference Clock Output

In addition to the Fosc/4 clock output, in certain oscillator modes, the device clock in the PIC18F66K80 family can also be configured to provide a reference clock output signal to a port pin. This feature is available in all oscillator configurations and allows the user to select a greater range of clock submultiples to drive external devices in the application.

This reference clock output is controlled by the REFOCON register (Register 3-4). Setting the ROON bit (REFOCON<7>) makes the clock signal available on the REFO (RC3) pin. The RODIV<3:0> bits enable the selection of 16 different clock divider options.

The ROSSLP and ROSEL bits (REFOCON<5:4>) control the availability of the reference output during Sleep mode. The ROSEL bit determines if the oscillator on OSC1 and OSC2, or the current system clock source, is used for the reference clock output. The ROSSLP bit determines if the reference source is available on RE3 when the device is in Sleep mode.

To use the reference clock output in Sleep mode, both the ROSSLP and ROSEL bits must be set. The device clock must also be configured for an EC or HS mode. If not, the oscillator on OSC1 and OSC2 will be powered down when the device enters Sleep mode. Clearing the ROSEL bit allows the reference output frequency to change as the system clock changes during any clock switches.

R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
ROON	—	ROSSLP	ROSEL ⁽¹⁾	RODIV3	RODIV2	RODIV1	RODIV0	
bit 7							bit	
Legend:								
R = Readal	ble bit	W = Writable	bit	U = Unimpler	mented bit, rea	d as '0'		
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown		
bit 7	ROON: Refe	erence Oscillato	r Output Enabl	e bit				
		ce oscillator out		on REFO pin				
bit 6	Unimplemer	nted: Read as '	0'					
bit 5	ROSSLP: Re	eference Oscilla	tor Output Sto	p in Sleep bit				
	 1 = Reference oscillator continues to run in Sleep 0 = Reference oscillator is disabled in Sleep 							
bit 4	ROSEL: Ref	erence Oscillato	or Source Sele	ect bit ⁽¹⁾				
	 1 = Primary oscillator (EC or HS) is used as the base clock 0 = System clock is used as the base clock; base clock reflects any clock switching of the device 						the device	
bit 3-0	RODIV<3:0>	RODIV<3:0>: Reference Oscillator Divisor Select bits						
	1110 = Base 1101 = Base 1001 = Base 1011 = Base 1010 = Base 1001 = Base 0111 = Base 0110 = Base 0101 = Base 0101 = Base	 clock value div 	rided by 16,384 rided by 8,192 rided by 4,096 rided by 2,048 rided by 1,024 rided by 512 rided by 256 rided by 128 rided by 64 rided by 32 rided by 16					
	0010 = Base	e clock value div e clock value div e clock value div e clock value e clock value	rided by 4					

REGISTER 3-4: REFOCON: REFERENCE OSCILLATOR CONTROL REGISTER

Note 1: For ROSEL (REFOCON<4>), the primary oscillator is available only when configured as the default via the FOSCx settings. This is regardless of whether the device is in Sleep mode.

3.8 Effects of Power-Managed Modes on the Various Clock Sources

When PRI_IDLE mode is selected, the designated primary oscillator continues to run without interruption. For all other power-managed modes, the oscillator using the OSC1 pin is disabled. The OSC1 pin (and OSC2 pin if used by the oscillator) will stop oscillating.

In secondary clock modes (SEC_RUN and SEC_IDLE), the SOSC oscillator is operating and providing the device clock. The SOSC oscillator may also run in all power-managed modes if required to clock SOSC.

In RC_RUN and RC_IDLE modes, the internal oscillator provides the device clock source. The 31 kHz LF-INTOSC output can be used directly to provide the clock and may be enabled to support various special features, regardless of the power-managed mode (see Section 28.2 "Watchdog Timer (WDT)" through Section 28.5 "Fail-Safe Clock Monitor" for more information on WDT, Fail-Safe Clock Monitor and Two-Speed Start-up).

If the Sleep mode is selected, all clock sources are stopped. Since all the transistor switching currents have been stopped, Sleep mode achieves the lowest current consumption of the device (only leakage currents).

Enabling any on-chip feature that will operate during Sleep will increase the current consumed during Sleep. The INTOSC is required to support WDT operation. The SOSC oscillator may be operating to support Timer1 or 3. Other features may be operating that do not require a device clock source (i.e., MSSP slave, INTx pins and others). Peripherals that may add significant current consumption are listed in Section 31.2 "DC Characteristics: Power-Down and Supply Current PIC18F66K80 Family (Industrial/Extended)".

3.9 Power-up Delays

Power-up delays are controlled by two timers, so that no external Reset circuitry is required for most applications. The delays ensure that the device is kept in Reset until the device power supply is stable under normal circumstances and the primary clock is operating and stable. For additional information on power-up delays, see **Section 5.6.1 "Power-up Timer (PWRT)**".

The first timer is the Power-up Timer (PWRT), which provides a fixed delay on power-up time of about 64 ms (Parameter 33, Table 31-11); it is always enabled.

The second timer is the Oscillator Start-up Timer (OST), intended to keep the chip in Reset until the crystal oscillator is stable (HS, XT or LP modes). The OST does this by counting 1,024 oscillator cycles before allowing the oscillator to clock the device.

There is a delay of interval, TCSD (Parameter 38, Table 31-11), following POR, while the controller becomes ready to execute instructions.

TABLE 3-4:	OSC1 AND OSC2 PIN STATES IN SLEEP MODE
IADEE J-4.	

Oscillator Mode	OSC1 Pin	OSC2 Pin
EC, ECPLL	Floating, pulled by external clock	At logic low (clock/4 output)
HS, HSPLL	Feedback inverter disabled at quiescent voltage level	Feedback inverter disabled at quiescent voltage level
INTOSC, INTPLL1/2	I/O pin, RA6, direction controlled by TRISA<6>	I/O pin, RA6, direction controlled by TRISA<7>

Note: See Section 5.0 "Reset" for time-outs due to Sleep and MCLR Reset.

NOTES:

4.0 POWER-MANAGED MODES

The PIC18F66K80 family of devices offers a total of seven operating modes for more efficient power management. These modes provide a variety of options for selective power conservation in applications where resources may be limited (such as battery-powered devices).

There are three categories of power-managed mode:

- Run modes
- Idle modes
- Sleep mode

There is an Ultra Low-Power Wake-up (ULPWU) for waking from Sleep mode.

These categories define which portions of the device are clocked, and sometimes, at what speed. The Run and Idle modes may use any of the three available clock sources (primary, secondary or internal oscillator block). The Sleep mode does not use a clock source.

The ULPWU mode, on the RA0 pin, enables a slow falling voltage to generate a wake-up, even from Sleep, without excess current consumption. (See Section 4.7 "Ultra Low-Power Wake-up".)

The power-managed modes include several powersaving features offered on previous PIC[®] devices. One is the clock switching feature, offered in other PIC18 devices. This feature allows the controller to use the SOSC oscillator instead of the primary one. Another power-saving feature is Sleep mode, offered by all PIC devices, where all device clocks are stopped.

4.1 Selecting Power-Managed Modes

Selecting a power-managed mode requires two decisions:

- · Will the CPU be clocked or not
- What will be the clock source

The IDLEN bit (OSCCON<7>) controls CPU clocking, while the SCS<1:0> bits (OSCCON<1:0>) select the clock source. The individual modes, bit settings, clock sources and affected modules are summarized in Table 4-1.

4.1.1 CLOCK SOURCES

The SCS<1:0> bits select one of three clock sources for power-managed modes. Those sources are:

- The primary clock as defined by the FOSC<3:0> Configuration bits
- The Secondary Clock (the SOSC oscillator)
- The Internal Oscillator block (for LF-INTOSC modes)

4.1.2 ENTERING POWER-MANAGED MODES

Switching from one power-managed mode to another begins by loading the OSCCON register. The SCS<1:0> bits select the clock source and determine which Run or Idle mode is used. Changing these bits causes an immediate switch to the new clock source, assuming that it is running. The switch may also be subject to clock transition delays. These considerations are discussed in Section 4.1.3 "Clock Transitions and Status Indicators" and subsequent sections.

Entering the power-managed Idle or Sleep modes is triggered by the execution of a SLEEP instruction. The actual mode that results depends on the status of the IDLEN bit.

Depending on the current and impending mode, a change to a power-managed mode does not always require setting all of the previously discussed bits. Many transitions can be done by changing the oscillator select bits, or changing the IDLEN bit, prior to issuing a SLEEP instruction. If the IDLEN bit is already configured as desired, it may only be necessary to perform a SLEEP instruction to switch to the desired mode.

OSCCON Bits		Module Clocking			
Mode	IDLEN<7> ⁽¹⁾	SCS<1:0> CPU Peripherals		Peripherals	Available Clock and Oscillator Source
Sleep	0	N/A	Off	Off	None – All clocks are disabled
PRI_RUN	N/A	00	Clocked	Clocked	Primary – XT, LP, HS, EC, RC and PLL modes. This is the normal, full-power execution mode.
SEC_RUN	N/A	01	Clocked	Clocked	Secondary – SOSC Oscillator
RC_RUN	N/A	1x	Clocked	Clocked	Internal oscillator block ⁽²⁾
PRI_IDLE	1	00	Off	Clocked	Primary – LP, XT, HS, RC, EC
SEC_IDLE	1	01	Off Clocked Secondary – SOSC oscillator		Secondary – SOSC oscillator
RC_IDLE	1	1x	Off	Clocked	Internal oscillator block ⁽²⁾

TABLE 4-1: POWER-MANAGED MODES

Note 1: IDLEN reflects its value when the **SLEEP** instruction is executed.

2: Includes INTOSC (HF-INTOSC and MG-INTOSC) and INTOSC postscaler, as well as the LF-INTOSC source.

4.1.3 CLOCK TRANSITIONS AND STATUS INDICATORS

The length of the transition between clock sources is the sum of two cycles of the old clock source and three to four cycles of the new clock source. This formula assumes that the new clock source is stable. The HF-INTOSC and MF-INTOSC are termed as INTOSC in this chapter.

Three bits indicate the current clock source and its status, as shown in Table 4-2. The three bits are:

- OSTS (OSCCON<3>)
- HFIOFS (OSCCON<2>)
- SOSCRUN (OSCCON2<6>)

TABLE 4-2: SYSTEM CLOCK INDICATOR

Main Clock Source	OSTS	HFIOFS or MFIOFS	SOSCRUN
Primary Oscillator	1	0	0
INTOSC (HF-INTOSC or MF-INTOSC)	0	1	0
Secondary Oscillator	0	0	1
MF-INTOSC or HF-INTOSC as Primary Clock Source	1	1	0
LF-INTOSC is Running or INTOSC is Not Yet Stable	0	0	0

When the OSTS bit is set, the primary clock is providing the device clock. When the HFIOFS or MFIOFS bit is set, the INTOSC output is providing a stable clock source to a divider that actually drives the device clock. When the SOSCRUN bit is set, the SOSC oscillator is providing the clock. If none of these bits are set, either the LF-INTOSC clock source is clocking the device or the INTOSC source is not yet stable.

If the internal oscillator block is configured as the primary clock source by the FOSC<3:0> Configuration bits (CONFIG1H<3:0>). Then, the OSTS and HFIOFS or MFIOFS bits can be set when in PRI_RUN or PRI_IDLE mode. This indicates that the primary clock (INTOSC output) is generating a stable output. Entering another INTOSC power-managed mode at the same frequency would clear the OSTS bit.

- Note 1: Caution should be used when modifying a single IRCF bit. At a lower VDD, it is possible to select a higher clock speed than is supportable by that VDD. Improper device operation may result if the VDD/ Fosc specifications are violated.
 - 2: Executing a SLEEP instruction does not necessarily place the device into Sleep mode. It acts as the trigger to place the controller into either the Sleep mode, or one of the Idle modes, depending on the setting of the IDLEN bit.

4.1.4 MULTIPLE SLEEP COMMANDS

The power-managed mode that is invoked with the SLEEP instruction is determined by the setting of the IDLEN bit at the time the instruction is executed. If another SLEEP instruction is executed, the device will enter the power-managed mode specified by IDLEN at that time. If IDLEN has changed, the device will enter the new power-managed mode specified by the new setting.

4.2 Run Modes

In the Run modes, clocks to both the core and peripherals are active. The difference between these modes is the clock source.

4.2.1 PRI_RUN MODE

The PRI_RUN mode is the normal, full-power execution mode of the microcontroller. This is also the default mode upon a device Reset, unless Two-Speed Start-up is enabled. (For details, see Section 28.4 "Two-Speed Start-up".) In this mode, the OSTS bit is set. The HFIOFS or MFIOFS bit may be set if the internal oscillator block is the primary clock source. (See Section 3.2 "Control Registers".)

4.2.2 SEC_RUN MODE

The SEC_RUN mode is the compatible mode to the "clock-switching" feature offered in other PIC18 devices. In this mode, the CPU and peripherals are clocked from the SOSC oscillator. This enables lower power consumption while retaining a high-accuracy clock source.

SEC_RUN mode is entered by setting the SCS<1:0> bits to '01'. The device clock source is switched to the SOSC oscillator (see Figure 4-1), the primary oscillator is shut down, the SOSCRUN bit (OSCCON2<6>) is set and the OSTS bit is cleared.

Note:	The SOSC oscillator can be enabled by setting the SOSCGO bit (OSCCON2<3>). If this bit is set, the clock switch to the SEC_RUN mode can switch immediately
	once SCS<1:0> are set to '01'.

On transitions from SEC_RUN mode to PRI_RUN mode, the peripherals and CPU continue to be clocked from the SOSC oscillator while the primary clock is started. When the primary clock becomes ready, a clock switch back to the primary clock occurs (see Figure 4-2). When the clock switch is complete, the SOSCRUN bit is cleared, the OSTS bit is set and the primary clock is providing the clock. The IDLEN and SCSx bits are not affected by the wake-up and the SOSC oscillator continues to run.





4.2.3 RC_RUN MODE

In RC_RUN mode, the CPU and peripherals are clocked from the internal oscillator block using the INTOSC multiplexer. In this mode, the primary clock is shut down. When using the LF-INTOSC source, this mode provides the best power conservation of all the Run modes, while still executing code. It works well for user applications which are not highly timing-sensitive or do not require high-speed clocks at all times.

If the primary clock source is the internal oscillator block – either LF-INTOSC or INTOSC (MF-INTOSC or HF-INTOSC) – there are no distinguishable differences between the PRI_RUN and RC_RUN modes during execution. Entering or exiting RC_RUN mode, however, causes a clock switch delay. Therefore, if the primary clock source is the internal oscillator block, using RC_RUN mode is not recommended. This mode is entered by setting the SCS1 bit to '1'. To maintain software compatibility with future devices, it is recommended that the SCS0 bit also be cleared, even though the bit is ignored. When the clock source is switched to the INTOSC multiplexer (see Figure 4-3), the primary oscillator is shut down and the OSTS bit is cleared. The IRCFx bits may be modified at any time to immediately change the clock speed.

Note: Caution should be used when modifying a single IRCF bit. At a lower VDD, it is possible to select a higher clock speed than is supportable by that VDD. Improper device operation may result if the VDD/ Fosc specifications are violated.

If the IRCFx bits and the INTSRC bit are all clear, the INTOSC output (HF-INTOSC/MF-INTOSC) is not enabled and the HFIOFS and MFIOFS bits will remain clear. There will be no indication of the current clock source. The LF-INTOSC source is providing the device clocks.

If the IRCFx bits are changed from all clear (thus, enabling the INTOSC output) or if INTSRC or MFIOSEL is set, the HFIOFS or MFIOFS bit is set after the INTOSC output becomes stable. For details, see Table 4-3.

IRCF<2:0>	INTSRC	MFIOSEL	Status of MFIOFS or HFIOFS when INTOSC is Stable
000	0	х	MFIOFS = 0, HFIOFS = 0 and clock source is LF-INTOSC
000	1	0	MFIOFS = 0, HFIOFS = 1 and clock source is HF-INTOSC
000	1	1	MFIOFS = 1, HFIOFS = 0 and clock source is MF-INTOSC
Non-Zero	x	0	MFIOFS = 0, HFIOFS = 1 and clock source is HF-INTOSC
Non-Zero	x	1	MFIOFS = 1, HFIOFS = 0 and clock source is MF-INTOSC

TABLE 4-3: INTERNAL OSCILLATOR FREQUENCY STABILITY BITS

Clocks to the device continue while the INTOSC source stabilizes after an interval of TIOBST (Parameter 39, Table 31-11).

If the IRCFx bits were previously at a non-zero value, or if INTSRC was set before setting SCS1 and the INTOSC source was already stable, the HFIOFS or MFIOFS bit will remain set. On transitions from RC_RUN mode to PRI_RUN mode, the device continues to be clocked from the INTOSC multiplexer while the primary clock is started. When the primary clock becomes ready, a clock switch to the primary clock occurs (see Figure 4-4). When the clock switch is complete, the HFIOFS or MFIOFS bit is cleared, the OSTS bit is set and the primary clock is providing the device clock. The IDLEN and SCSx bits are not affected by the switch. The LF-INTOSC source will continue to run if either the WDT or the Fail-Safe Clock Monitor (FSCM) is enabled.





4.3 Sleep Mode

The power-managed Sleep mode in the PIC18F66K80 family of devices is identical to the legacy Sleep mode offered in all other PIC devices. It is entered by clearing the IDLEN bit (the default state on device Reset) and executing the SLEEP instruction. This shuts down the selected oscillator (Figure 4-5). All clock source status bits are cleared.

Entering Sleep mode from any other mode does not require a clock switch. This is because no clocks are needed once the controller has entered Sleep. If the WDT is selected, the LF-INTOSC source will continue to operate. If the SOSC oscillator is enabled, it will also continue to run.

When a wake event occurs in Sleep mode (by interrupt, Reset or WDT time-out), the device will not be clocked until the clock source selected by the SCS<1:0> bits becomes ready (see Figure 4-6). Alternately, the device will be clocked from the internal oscillator block if either the Two-Speed Start-up or the Fail-Safe Clock Monitor is enabled (see Section 28.0 "Special Features of the CPU"). In either case, the OSTS bit is set when the primary clock is providing the device clocks. The IDLEN and SCSx bits are not affected by the wake-up.

4.4 Idle Modes

The Idle modes allow the controller's CPU to be selectively shut down while the peripherals continue to operate. Selecting a particular Idle mode allows users to further manage power consumption.

If the IDLEN bit is set to a '1' when a SLEEP instruction is executed, the peripherals will be clocked from the clock source selected using the SCS<1:0> bits. The CPU, however, will not be clocked. The clock source status bits are not affected. This approach is a quick method to switch from a given Run mode to its corresponding Idle mode.

If the WDT is selected, the LF-INTOSC source will continue to operate. If the SOSC oscillator is enabled, it will also continue to run.

Since the CPU is not executing instructions, the only exits from any of the Idle modes are by interrupt, WDT time-out or a Reset. When a wake event occurs, CPU execution is delayed by an interval of TCSD (Parameter 38, Table 31-11) while it becomes ready to execute code. When the CPU begins executing code, it resumes with the same clock source for the current Idle mode. For example, when waking from RC_IDLE mode, the internal oscillator block will clock the CPU and peripherals (in other words, RC_RUN mode). The IDLEN and SCSx bits are not affected by the wake-up.

While in any Idle mode or Sleep mode, a WDT timeout will result in a WDT wake-up to the Run mode currently specified by the SCS<1:0> bits.

FIGURE 4-5: TRANSITION TIMING FOR ENTRY TO SLEEP MODE





4.4.1 PRI_IDLE MODE

This mode is unique among the three low-power Idle modes, in that it does not disable the primary device clock. For timing-sensitive applications, this allows for the fastest resumption of device operation with its more accurate, primary clock source, since the clock source does not have to "warm-up" or transition from another oscillator.

PRI_IDLE mode is entered from PRI_RUN mode by setting the IDLEN bit and executing a SLEEP instruction. If the device is in another Run mode, set IDLEN first, then clear the SCSx bits and execute SLEEP. Although the CPU is disabled, the peripherals continue to be clocked from the primary clock source specified by the FOSC<3:0> Configuration bits. The OSTS bit remains set (see Figure 4-7).

When a wake event occurs, the CPU is clocked from the primary clock source. A delay of interval, TCSD (Parameter 39, Table 31-11), is required between the wake event and the start of code execution. This is required to allow the CPU to become ready to execute instructions. After the wake-up, the OSTS bit remains set. The IDLEN and SCSx bits are not affected by the wake-up (see Figure 4-8).

4.4.2 SEC_IDLE MODE

In SEC_IDLE mode, the CPU is disabled but the peripherals continue to be clocked from the SOSC oscillator. This mode is entered from SEC_RUN by setting the IDLEN bit and executing a SLEEP instruction. If the device is in another Run mode, set the IDLEN bit first, then set the SCS<1:0> bits to '01' and execute SLEEP. When the clock source is switched to the SOSC oscillator, the primary oscillator is shut down, the OSTS bit is cleared and the SOSCRUN bit is set.

When a wake event occurs, the peripherals continue to be clocked from the SOSC oscillator. After an interval of TCSD following the wake event, the CPU begins executing code that is being clocked by the SOSC oscillator. The IDLEN and SCSx bits are not affected by the wake-up and the SOSC oscillator continues to run (see Figure 4-8).

FIGURE 4-7: TRANSITION TIMING FOR ENTRY TO IDLE MODE



FIGURE 4-8: TRANSITION TIMING FOR WAKE FROM IDLE TO RUN MODE



4.4.3 RC_IDLE MODE

In RC_IDLE mode, the CPU is disabled but the peripherals continue to be clocked from the internal oscillator block using the INTOSC multiplexer. This mode provides controllable power conservation during Idle periods.

From RC_RUN, this mode is entered by setting the IDLEN bit and executing a SLEEP instruction. If the device is in another Run mode, first set IDLEN, then set the SCS1 bit and execute SLEEP. To maintain software compatibility with future devices, it is recommended that SCS0 also be cleared, though its value is ignored. The INTOSC multiplexer may be used to select a higher clock frequency by modifying the IRCFx bits before executing the SLEEP instruction. When the clock source is switched to the INTOSC multiplexer, the primary oscillator is shut down and the OSTS bit is cleared.

If the IRCFx bits are set to any non-zero value, or the INTSRC/MFIOSEL bit is set, the INTOSC output is enabled. The HFIOFS/MFIOFS bits become set, after the INTOSC output becomes stable, after an interval of TIOBST (Parameter 38, Table 31-11). For information on the HFIOFS/MFIOFS bits, see Table 4-3.

Clocks to the peripherals continue while the INTOSC source stabilizes. The HFIOFS/MFIOFS bits will remain set if the IRCFx bits were previously at a non-zero value or if INTSRC was set before the SLEEP instruction was executed and the INTOSC source was already stable. If the IRCFx bits and INTSRC are all clear, the INTOSC output will not be enabled, the HFIOFS/MFIOFS bits will remain clear and there will be no indication of the current clock source.

When a wake event occurs, the peripherals continue to be clocked from the INTOSC multiplexer. After a delay of TCSD (Parameter 38, Table 31-11) following the wake event, the CPU begins executing code clocked by the INTOSC multiplexer. The IDLEN and SCSx bits are not affected by the wake-up. The INTOSC source will continue to run if either the WDT or the Fail-Safe Clock Monitor is enabled.

4.5 Selective Peripheral Module Control

Idle mode allows users to substantially reduce power consumption by stopping the CPU clock. Even so, peripheral modules still remain clocked, and thus, consume power. There may be cases where the application needs what this mode does not provide: the allocation of power resources to the CPU processing with minimal power consumption from the peripherals.

PIC18F66K80 family devices address this requirement by allowing peripheral modules to be selectively disabled, reducing or eliminating their power consumption. This can be done with two control bits:

- Peripheral Enable bit, generically named XXXEN Located in the respective module's main control register
- Peripheral Module Disable (PMD) bit, generically named, XXXMD – Located in one of the PMDx Control registers (PMD0, PMD1 or PMD2)

Disabling a module by clearing its XXXEN bit disables the module's functionality, but leaves its registers available to be read and written to. This reduces power consumption, but not by as much as the second approach.

Most peripheral modules have an enable bit.

In contrast, setting the PMD bit for a module disables all clock sources to that module, reducing its power consumption to an absolute minimum. In this state, the control and status registers associated with the peripheral are also disabled, so writes to those registers have no effect and read values are invalid. Many peripheral modules have a corresponding PMD bit.

There are three PMD registers in PIC18F66K80 family devices: PMD0, PMD1 and PMD2. These registers have bits associated with each module for disabling or enabling a particular peripheral.
REGISTER 4-1: PMD2: PERIPHERAL MODULE DISABLE REGISTER 2

U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—	—	MODMD ⁽¹⁾	ECANMD	CMP2MD	CMP1MD
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-4	Unimplemented: Read as '0'
bit 3	MODMD: Modulator Output Module Disable bit ⁽¹⁾
	 1 = The modulator output module is disabled; all Modulator Output registers are held in Reset and are not writable
	0 = The modulator output module is enabled
bit 2	ECANMD: Enhanced CAN Module Disable bit
	 1 = The Enhanced CAN module is disabled; all Enhanced CAN registers are held in Reset and are not writable
	0 = The Enhanced CAN module is enabled
bit 1	CMP2MD: Comparator 2 Module Disable bit
	 1 = The Comparator 2 module is disabled; all Comparator 2 registers are held in Reset and are not writable
	0 = The Comparator 2 module is enabled
bit 0	 CMP1MD: Comparator 1 Module Disable bit 1 = The Comparator 1 module is disabled; all Comparator 1 registers are held in Reset and are not writable
	0 = The Comparator 1 module is enabled
Note 1:	This bit is only implemented on devices with 64 pins (PIC18F6XK80, PIC18LF6XK80).

PSPMD ⁽¹⁾ bit 7	CTMUMD						
bit 7		ADCMD	TMR4MD	TMR3MD	TMR2MD	TMR1MD	TMR0MD
							bit 0
Legend:							
R = Readable bit		W = Writable		U = Unimplemented bit, read			
-n = Value at POF	२	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 7 P	SPMD: Perir	oheral Module	Disable bit(1)				
				egisters are h	eld in Reset and	l are not writab	
		module is enal					
bit 6 C	TMUMD: PN	ID CTMU Disa	able bit				
1	= The CTM	U module is di	sabled; all CT	MU registers a	re held in Rese	t and are not w	ritable
0	= The CTM	U module is er	nabled				
bit 5 A	DCMD: A/D	Module Disab	e bit				
		module is disabled; all A/D registers are held in Reset and are not writable					
		module is enat					
		MR4MD Disable bit ner4 module is disabled; all Timer4 registers are held in Reset and are not writable					
		r4 module is d r4 module is e		ner4 registers	are held in Res	et and are not	writable
bit 3 T	MR3MD: TM	IR3MD Disable	e bit				
1	= The Time	r3 module is d	isabled; all Tin	ner3 registers	are held in Res	et and are not	writable
0	= The Time	r3 module is e	nabled				
bit 2 T	MR2MD: TM	IR2MD Disable	e bit				
		r2 module is d r2 module is e		ner2 registers	are held in Res	et and are not	writable
bit 1 T	MR1MD: TM	IR1MD Disable	R1MD Disable bit				
				ner1 registers	are held in Res	et and are not	writable
-		r1 module is e					
1	= The Timer	ner0 Module D 0 module is di 0 module is er	sabled; all Tim	ier0 registers a	are held in Rese	et and are not v	vritable

REGISTER 4-2: PMD1: PERIPHERAL MODULE DISABLE REGISTER 1

Note 1: This bit is unimplemented on 28-pin devices (PIC18F2XK80, PIC18LF2XK80).

REGISTER 4-3: PMD0: PERIPHERAL MODULE DISABLE REGISTER 0

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
CCP5MD	CCP4MD	CCP3MD	CCP2MD	CCP1MD	UART2MD	UART1MD	SSPMD
bit 7	•	•	•				bit 0
Legend:							
Legend: R = Readable	bit	W = Writable	bit	U = Unimpler	nented bit, read	as '0'	

bit 7	CCP5MD: CCP5 Module Disable bit
	 1 = The CCP5 module is disabled; all CCP5 registers are held in Reset and are not writable 0 = The CCP5 module is enabled
bit 6	CCP4MD: CCP4 Module Disable bit
	 1 = The CCP4 module is disabled; all CCP4 registers are held in Reset and are not writable 0 = The CCP4 module is enabled
bit 5	CCP3MD: CCP3 Module Disable bit
	 1 = The CCP3 module is disabled; all CCP3 registers are held in Reset and are not writable 0 = The CCP3 module is enabled
bit 4	CCP2MD: CCP2 Module Disable bit
	 1 = The CCP2 module is disabled; all CCP2 registers are held in Reset and are not writable 0 = The CCP2 module is enabled
bit 3	CCP1MD: ECCP1 Module Disable bit
	 1 = The ECCP1 module is disabled; all ECCP1 registers are held in Reset and are not writable 0 = The ECCP1 module is enabled
bit 2	UART2MD: EUSART2 Module Disable bit
	 1 = The USART2 module is disabled; all USART2 registers are held in Reset and are not writable 0 = The USART2 module is enabled
bit 1	UART1MD: EUSART1 Module Disable bit
	 1 = The USART1 module is disabled; all USART1 registers are held in Reset and are not writable 0 = The USART1 module is enabled
bit 0	SSPMD: MSSP Module Disable bit 1 = The MSSP module is disabled; all SSP registers are held in Reset and are not writable 0 = The MSSP module is enabled

4.6 Exiting Idle and Sleep Modes

An exit from Sleep mode or any of the Idle modes is triggered by an interrupt, a Reset or a WDT time-out. This section discusses the triggers that cause exits from power-managed modes. The clocking subsystem actions are discussed in each of the power-managed modes (see Section 4.2 "Run Modes", Section 4.3 "Sleep Mode" and Section 4.4 "Idle Modes").

4.6.1 EXIT BY INTERRUPT

Any of the available interrupt sources can cause the device to exit from an Idle mode or Sleep mode to a Run mode. To enable this functionality, an interrupt source must be enabled by setting its enable bit in one of the INTCONx or PIEx registers. The exit sequence is initiated when the corresponding interrupt flag bit is set.

On all exits from Idle or Sleep modes by interrupt, code execution branches to the interrupt vector if the GIE/ GIEH bit (INTCON<7>) is set. Otherwise, code execution continues or resumes without branching (see **Section 10.0 "Interrupts"**).

4.6.2 EXIT BY WDT TIME-OUT

A WDT time-out will cause different actions depending on which power-managed mode the device is in when the time-out occurs.

If the device is not executing code (all Idle modes and Sleep mode), the time-out will result in an exit from the power-managed mode (see Section 4.2 "Run Modes" and Section 4.3 "Sleep Mode"). If the device is executing code (all Run modes), the time-out will result in a WDT Reset (see Section 28.2 "Watchdog Timer (WDT)").

Executing a SLEEP or CLRWDT instruction clears the WDT timer and postscaler, loses the currently selected clock source (if the Fail-Safe Clock Monitor is enabled) and modifies the IRCFx bits in the OSCCON register (if the internal oscillator block is the device clock source).

4.6.3 EXIT BY RESET

Normally, the device is held in Reset by the Oscillator Start-up Timer (OST) until the primary clock becomes ready. At that time, the OSTS bit is set and the device begins executing code. If the internal oscillator block is the new clock source, the HFIOFS/MFIOFS bits are set instead.

The exit delay time from Reset to the start of code execution depends on both the clock sources before and after the wake-up, and the type of oscillator, if the new clock source is the primary clock. Exit delays are summarized in Table 4-4.

Code execution can begin before the primary clock becomes ready. If either the Two-Speed Start-up (see Section 28.4 "Two-Speed Start-up") or Fail-Safe Clock Monitor (see Section 28.5 "Fail-Safe Clock Monitor") is enabled, the device may begin execution as soon as the Reset source has cleared. Execution is clocked by the INTOSC multiplexer driven by the internal oscillator block. Execution is clocked by the internal oscillator block. Execution is clocked by the internal oscillator block until either the primary clock becomes ready or a power-managed mode is entered before the primary clock becomes ready; the primary clock is then shut down.

4.6.4 EXIT WITHOUT AN OSCILLATOR START-UP DELAY

Certain exits from power-managed modes do not invoke the OST at all. The two cases are:

- When in PRI_IDLE mode, where the primary clock source is not stopped
- When the primary clock source is not any of the LP, XT, HS or HSPLL modes

In these instances, the primary clock source either does not require an oscillator start-up delay, since it is already running (PRI_IDLE), or normally, does not require an oscillator start-up delay (RC, EC and INTIO Oscillator modes). However, a fixed delay of interval, TCSD, following the wake event is still required when leaving Sleep and Idle modes to allow the CPU to prepare for execution. Instruction execution resumes on the first clock cycle following this delay.

4.7 Ultra Low-Power Wake-up

The Ultra Low-Power Wake-up (ULPWU) on pin, RA0, allows a slow falling voltage to generate an interrupt without excess current consumption.

To use this feature:

- 1. Charge the capacitor on RA0 by configuring the RA0 pin to an output and setting it to '1'.
- 2. Stop charging the capacitor by configuring RA0 as an input.
- 3. Discharge the capacitor by setting the ULPEN and ULPSINK bits in the WDTCON register.
- 4. Configure Sleep mode.
- 5. Enter Sleep mode.

When the voltage on RA0 drops below VIL, the device wakes up and executes the next instruction.

This feature provides a low-power technique for periodically waking up the device from Sleep mode.

The time-out is dependent on the discharge time of the RC circuit on RA0.

When the ULPWU module wakes the device from Sleep mode, the ULPLVL bit (WDTCON<5>) is set. Software can check this bit upon wake-up to determine the wake-up source.

See Example 4-1 for initializing the ULPWU module.

EXAMPLE 4-1: ULTRA LOW-POWER WAKE-UP INITIALIZATION

/ / * * * * * * * * * * * * * * * * * *
//Charge the capacitor on RAO
/ / * * * * * * * * * * * * * * * * * *
TRISAbits.TRISA0 = 0;
PORTAbits.RA0 = 1;
for(i = 0; i < 10000; i++) Nop();
/ / * * * * * * * * * * * * * * * * * *
//Stop Charging the capacitor
//on RAO
/ / * * * * * * * * * * * * * * * * * *
TRISAbits.TRISA0 = 1;
/ / * * * * * * * * * * * * * * * * * *
//Enable the Ultra Low Power
//Wakeup module and allow
//capacitor discharge
/ / * * * * * * * * * * * * * * * * * *
WDTCONbits.ULPEN = 1;
WDTCONbits.ULPSINK = 1;
//For Sleep
OSCCONDITS.IDLEN = 0;
//Enter Sleep Mode
//
Sleep();
//for sleep, execution will
//resume here

A series resistor, between RA0 and the external capacitor, provides overcurrent protection for the RA0/ CVREF/AN0/ULPWU pin and enables software calibration of the time-out (see Figure 4-9).

FIGURE 4-9: ULTRA LOW-POWER WAKE-UP INITIALIZATION

RA0/Cvref/AN0/ULPWU	

A timer can be used to measure the charge time and discharge time of the capacitor. The charge time can then be adjusted to provide the desired delay in Sleep. This technique compensates for the affects of temperature, voltage and component accuracy. The peripheral can also be configured as a simple programmable Low-Voltage Detect (LVD) or temperature sensor.

Note: For more information, see AN879, "Using the Microchip Ultra Low-Power Wake-up Module" (DS00879).

TABLE 4-4:EXIT DELAY ON WAKE-UP BY RESET FROM SLEEP MODE OR ANY IDLE MODE
(BY CLOCK SOURCES)

Power-Managed Mode	Clock Source ⁽⁵⁾	Exit Delay	Clock Ready Status Bits
	LP, XT, HS		
	HSPLL		OSTS
	EC, RC	TCSD ⁽¹⁾	
PRI_IDLE mode	HF-INTOSC ⁽²⁾		HFIOFS
	MF-INTOSC ⁽²⁾		MFIOFS
	LF-INTOSC		None
SEC_IDLE mode	SOSC	Tcsd ⁽¹⁾	SOSCRUN
	HF-INTOSC ⁽²⁾		HFIOFS
RC_IDLE mode	MF-INTOSC ⁽²⁾	TCSD ⁽¹⁾	MFIOFS
	LF-INTOSC		None
	LP, XT, HS	Tost ⁽³⁾	
	HSPLL	HSPLL Tost + t _{rc} (3)	
Sleen made	EC, RC	TCSD ⁽¹⁾	
Sleep mode	HF-INTOSC ⁽²⁾		HFIOFS
	MF-INTOSC ⁽²⁾	Tiobst ⁽⁴⁾	MFIOFS
	LF-INTOSC		None

Note 1: TCSD (Parameter 38, Table 31-11) is a required delay when waking from Sleep and all Idle modes, and runs concurrently with any other required delays (see Section 4.4 "Idle Modes").

2: Includes postscaler derived frequencies. On Reset, INTOSC defaults to HF-INTOSC at 8 MHz.

3: TOST is the Oscillator Start-up Timer (Parameter 32, Table 31-11). TRC is the PLL Lock-out Timer (Parameter F12, Table 31-7); it is also designated as TPLL.

- 4: Execution continues during TIOBST (Parameter 39, Table 31-11), the INTOSC stabilization period.
- **5:** The clock source is dependent upon the settings of the SCSx (OSCCON<1:0>), IRCFx (OSCCON<6:4>) and FOSCx (CONFIG1H<3:0>) bits.

5.0 RESET

The PIC18F66K80 family devices differentiate between various kinds of Reset:

- a) Power-on Reset (POR)
- b) MCLR Reset during Normal Operation
- c) MCLR Reset during Power-Managed modes
- d) Watchdog Timer (WDT) Reset (during execution)
- e) Configuration Mismatch (CM) Reset
- f) Programmable Brown-out Reset (BOR)
- g) RESET Instruction
- h) Stack Full Reset
- i) Stack Underflow Reset

This section discusses Resets generated by MCLR, POR and BOR, and covers the operation of the various start-up timers. Stack Reset events are covered in **Section 6.1.3.4 "Stack Full and Underflow Resets**". WDT Resets are covered in **Section 28.2 "Watchdog Timer (WDT)**".

A simplified block diagram of the On-Chip Reset Circuit is shown in Figure 5-1.

5.1 RCON Register

Device Reset events are tracked through the RCON register (Register 5-1). The lower five bits of the register indicate that a specific Reset event has occurred. In most cases, these bits can only be cleared by the event and must be set by the application after the event. The state of these flag bits, taken together, can be read to indicate the type of Reset that just occurred. This is described in more detail in Section 5.7 "Reset State of Registers".

The RCON register also has control bits for setting interrupt priority (IPEN) and software control of the BOR (SBOREN). Interrupt priority is discussed in Section 10.0 "Interrupts". BOR is covered in Section 5.4 "Brown-out Reset (BOR)".

FIGURE 5-1: SIMPLIFIED BLOCK DIAGRAM OF ON-CHIP RESET CIRCUIT



R/W-1⁽¹⁾ R/W-0⁽²⁾ R/W-0 R/W-1 R/W-1 R-1 R-1 R/W-0 **IPEN** SBOREN CM RI TO PD POR BOR bit 7 bit 0 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 7 IPEN: Interrupt Priority Enable bit 1 = Enables priority levels on interrupts 0 = Disables priority levels on interrupts (PIC16CXXX Compatibility mode) **SBOREN:** BOR Software Enable bit⁽¹⁾ bit 6 If BOREN<1:0> = 01: 1 = BOR is enabled 0 = BOR is disabled If BOREN<1:0> = 00, 10 or 11: Bit is disabled and reads as '0'. bit 5 CM: Configuration Mismatch Flag bit 1 = A Configuration Mismatch Reset has not occurred. 0 = A Configuration Mismatch Reset has occurred (must be set in software once the Reset occurs) bit 4 **RI:** RESET Instruction Flag bit 1 = The **RESET** instruction was not executed (set by firmware only) 0 = The RESET instruction was executed causing a device Reset (must be set in software after a Brown-out Reset occurs) bit 3 TO: Watchdog Time-out Flag bit 1 = Set by power-up, CLRWDT instruction or SLEEP instruction 0 = A WDT time-out has occurred PD: Power-down Detection Flag bit bit 2 1 = Set by power-up or by the CLRWDT instruction 0 = Set by execution of the SLEEP instruction **POR:** Power-on Reset Status bit⁽²⁾ bit 1 1 = A Power-on Reset has not occurred (set by firmware only) 0 = A Power-on Reset has occurred (must be set in software after a Power-on Reset occurs) bit 0 BOR: Brown-out Reset Status bit 1 = A Brown-out Reset has not occurred (set by firmware only) 0 = A Brown-out Reset has occurred (must be set in software after a Brown-out Reset occurs) Note 1: If SBOREN is enabled, its Reset state is '1'; otherwise, it is '0'. 2: The actual Reset value of POR is determined by the type of device Reset. See the notes following this

REGISTER 5-1: RCON: RESET CONTROL REGISTER

register and Section 5.7 "Reset State of Registers" for additional information.

Note 1: It is recommended that the POR bit be set after a Power-on Reset has been detected so that subsequent Power-on Resets may be detected.

2: Brown-out Reset is said to have occurred when BOR is '0' and POR is '1' (assuming that POR was set to '1' by software immediately after a Power-on Reset).

5.2 Master Clear Reset (MCLR)

The MCLR pin provides a method for triggering an external Reset of the device. A Reset is generated by holding the pin low. These devices have a noise filter in the MCLR Reset path which detects and ignores small pulses.

The MCLR pin is not driven low by any internal Resets, including the WDT.

In PIC18F66K80 family devices, the MCLR input can be disabled with the MCLRE Configuration bit. When MCLR is disabled, the pin becomes a digital input. See **Section 11.6 "PORTE, TRISE and LATE Registers"** for more information.

5.3 Power-on Reset (POR)

A Power-on Reset pulse is generated on-chip whenever VDD rises above a certain threshold. This allows the device to start in the initialized state when VDD is adequate for operation.

To take advantage of the POR circuitry, tie the $\overline{\text{MCLR}}$ pin through a resistor (1 k Ω to 10 k Ω) to VDD. This will eliminate external RC components usually needed to create a Power-on Reset delay. A minimum rise rate for VDD is specified (Parameter D004). For a slow rise time, see Figure 5-2.

When the device starts normal operation (i.e., exits the Reset condition), device operating parameters (voltage, frequency, temperature, etc.) must be met to ensure operation. If these conditions are not met, the device must be held in Reset until the operating conditions are met.

POR events are captured by the POR bit (RCON<1>). The state of the bit is set to '0' whenever a Power-on Reset occurs; it does not change for any other Reset event. POR is not reset to '1' by any hardware event. To capture multiple events, the user manually resets the bit to '1' in software following any Power-on Reset.

FIGURE 5-2:

EXTERNAL POWER-ON RESET CIRCUIT (FOR SLOW VDD POWER-UP)



- Note 1: External Power-on Reset circuit is required only if the VDD power-up slope is too slow. The diode, D, helps discharge the capacitor quickly when VDD powers down.
 - **2:** R < 40 kΩ is recommended to make sure that the voltage drop across R does not violate the device's electrical specification.

5.4 Brown-out Reset (BOR)

The PIC18F66K80 family has four BOR Power modes:

- High-Power BOR
- Medium Power BOR
- Low-Power BOR
- Zero-Power BOR

Each power mode is selected by the BORPWR<1:0> setting (CONFIG2L<6:5>). For low, medium and high-power BOR, the module monitors the VDD depending on the BORV<1:0> setting (CONFIG1L<3:2>). The typical current draw (Δ IBOR) for zero, low and medium power BOR is 200 nA, 750 nA and 3 µA, respectively. A BOR event re-arms the Power-on Reset. It also causes a Reset, depending on which of the trip levels has been set: 1.8V, 2V, 2.7V or 3V.

BOR is enabled by BOREN<1:0> (CONFIG2L<2:1>) and the SBOREN bit (RCON<6>). The four BOR configurations are summarized in Table 5-1.

In Zero-Power BOR (ZPBORMV), the module monitors the VDD voltage and re-arms the POR at about 2V. ZPBORMV does not cause a Reset, but re-arms the POR.

The BOR accuracy varies with its power level. The lower the power setting, the less accurate the BOR trip levels are. Therefore, the high-power BOR has the highest accuracy and the low-power BOR has the lowest accuracy. The trip levels (BVDD, Parameter D005), current consumption (Section 31.2 "DC Characteristics: Power-Down and Supply Current PIC18F66K80 Family (Industrial/Extended)") and time required below BVDD (TBOR, Parameter 35) can all be found in Section 31.0 "Electrical Characteristics".

5.4.1 SOFTWARE ENABLED BOR

When BOREN<1:0> = 01, the BOR can be enabled or disabled by the user in software. This is done with the control bit, SBOREN (RCON<6>). Setting SBOREN enables the BOR to function as previously described. Clearing SBOREN disables the BOR entirely. The SBOREN bit operates only in this mode; otherwise it is read as '0'. Placing the BOR under software control gives the user the additional flexibility of tailoring the application to its environment without having to reprogram the device to change BOR configuration. It also allows the user to tailor device power consumption in software by eliminating the incremental current that the BOR consumes. While the BOR current is typically very small, it may have some impact in low-power applications.

Note:	Even when BOR is under software con- trol, the Brown-out Reset voltage level is
	still set by the BORV<1:0> Configuration bits; it cannot be changed in software.

5.4.2 DETECTING BOR

When Brown-out Reset is enabled, the BOR bit always resets to '0' on any Brown-out Reset or Power-on Reset event. This makes it difficult to determine if a Brown-out Reset event has occurred just by reading the state of BOR alone. A more reliable method is to simultaneously check the state of both POR and BOR. This assumes that the POR bit is reset to '1' in software immediately after any Power-on Reset event. IF BOR is '0' while POR is '1', it can be reliably assumed that a Brown-out Reset event has occurred.

5.4.3 DISABLING BOR IN SLEEP MODE

When BOREN<1:0> = 10, the BOR remains under hardware control and operates as previously described. Whenever the device enters Sleep mode, however, the BOR is automatically disabled. When the device returns to any other operating mode, BOR is automatically re-enabled.

This mode allows for applications to recover from brown-out situations, while actively executing code, when the device requires BOR protection the most. At the same time, it saves additional power in Sleep mode by eliminating the small incremental BOR current.

BOR Con	BOR Configuration		
BOREN1	BOREN0	SBOREN (RCON<6>)	BOR Operation
0	0	Unavailable	BOR is disabled; must be enabled by reprogramming the Configuration bits.
0	1	Available	BOR is enabled in software; operation is controlled by SBOREN.
1	0	Unavailable	BOR is enabled in hardware, in Run and Idle modes; disabled during Sleep mode.
1	1	Unavailable	BOR is enabled in hardware; must be disabled by reprogramming the Configuration bits.

TABLE 5-1:BOR CONFIGURATIONS

5.5 Configuration Mismatch (CM)

The Configuration Mismatch (CM) Reset is designed to detect, and attempt to recover from, random memory corrupting events. These include Electrostatic Discharge (ESD) events, which can cause widespread, single bit changes throughout the device and result in catastrophic failure.

In PIC18FXXKXX Flash devices, the device Configuration registers (located in the configuration memory space) are continuously monitored during operation by comparing their values to complimentary Shadow registers. If a mismatch is detected between the two sets of registers, a CM Reset automatically occurs. These events are captured by the CM bit (RCON<5>) being set to '0'.

This bit does not change for any other Reset event. A CM Reset behaves similarly to a Master Clear Reset, RESET instruction, WDT time-out or Stack Event Resets. As with all hard and power Reset events, the device Configuration Words are reloaded from the Flash Configuration Words in program memory as the device restarts.

5.6 Device Reset Timers

PIC18F66K80 family devices incorporate three separate on-chip timers that help regulate the Power-on Reset process. Their main function is to ensure that the device clock is stable before code is executed. These timers are:

- Power-up Timer (PWRT)
- Oscillator Start-up Timer (OST)
- PLL Lock Time-out

5.6.1 POWER-UP TIMER (PWRT)

The Power-up Timer (PWRT) of the PIC18F66K80 family devices is an 11-bit counter which uses the INTOSC source as the clock input. This yields an approximate time interval of 2048 x 32 μ s = 65.6 ms. While the PWRT is counting, the device is held in Reset.

The power-up time delay depends on the INTOSC clock and will vary from chip-to-chip due to temperature and process variation. See DC Parameter 33 for details.

The PWRT is enabled by clearing the PWRTEN Configuration bit.

5.6.2 OSCILLATOR START-UP TIMER (OST)

The Oscillator Start-up Timer (OST) provides a 1024 oscillator cycle (from OSC1 input) delay after the PWRT delay is over (Parameter 33). This ensures that the crystal oscillator or resonator has started and stabilized.

The OST time-out is invoked only for XT, LP, HS and HSPLL modes and only on Power-on Reset or on exit from most power-managed modes.

5.6.3 PLL LOCK TIME-OUT

With the PLL enabled in its PLL mode, the time-out sequence following a Power-on Reset is slightly different from other oscillator modes. A separate timer is used to provide a fixed time-out that is sufficient for the PLL to lock to the main oscillator frequency. This PLL lock time-out (TPLL) is typically 2 ms and follows the oscillator start-up time-out.

5.6.4 TIME-OUT SEQUENCE

On power-up, the time-out sequence is as follows:

- 1. After the POR pulse has cleared, PWRT time-out is invoked (if enabled).
- 2. Then, the OST is activated.

The total time-out will vary based on oscillator configuration and the status of the PWRT. Figure 5-3, Figure 5-4, Figure 5-5, Figure 5-6 and Figure 5-7 all depict time-out sequences on power-up, with the Power-up Timer enabled and the device operating in HS Oscillator mode. Figures 5-3 through 5-6 also apply to devices operating in XT or LP modes. For devices in RC mode and with the PWRT disabled, on the other hand, there will be no time-out at all.

Since the time-outs occur from the POR pulse, if MCLR is kept low long enough, all time-outs will expire. Bringing MCLR high will begin execution immediately (Figure 5-5). This is useful for testing purposes or to synchronize more than one PIC18FXXXX device operating in parallel.

Oscillator	Power-up and	Power-up and Brown-out				
Configuration	PWRTEN = 0	PWRTEN = 1	Power-Managed Mode			
HSPLL	66 ms ⁽¹⁾ + 1024 Tosc + 2 ms ⁽²⁾	1024 Tosc + 2 ms ⁽²⁾	1024 Tosc + 2 ms ⁽²⁾			
HS, XT, LP	66 ms ⁽¹⁾ + 1024 Tosc	1024 Tosc	1024 Tosc			
EC, ECIO	66 ms ⁽¹⁾	_	_			
RC, RCIO	66 ms ⁽¹⁾	_	—			
INTIO1, INTIO2	66 ms ⁽¹⁾	—	—			

TABLE 5-2: TIME-OUT IN VARIOUS SITUATIONS

Note 1: 66 ms (65.5 ms) is the nominal Power-up Timer (PWRT) delay.

2: 2 ms is the nominal time required for the PLL to lock.

FIGURE 5-3: TIME-OUT SEQUENCE ON POWER-UP (MCLR TIED TO VDD, VDD RISE < TPWRT)





FIGURE 5-5: TIME-OUT SEQUENCE ON POWER-UP (MCLR NOT TIED TO VDD): CASE 2



FIGURE 5-6: SLOW RISE TIME (MCLR TIED TO VDD, VDD RISE > TPWRT)





TIME-OUT SEQUENCE ON POR W/PLL ENABLED (MCLR TIED TO VDD) FIGURE 5-7:

5.7 Reset State of Registers

Most registers are unaffected by a Reset. Their status is unknown on a Power-on Reset and unchanged by all other Resets. The other registers are forced to a "Reset state" depending on the type of Reset that occurred.

Most registers are not affected by a WDT wake-up, since this is viewed as the resumption of normal operation. Status bits from the RCON register, \overline{RI} , \overline{TO} , \overline{PD} , \overline{CM} , \overline{POR} and \overline{BOR} , are set or cleared differently in different Reset situations, as indicated in Table 5-3. These bits are used in software to determine the nature of the Reset.

Table 5-4describes the Reset states for all of theSpecial Function Registers. These are categorized byPower-on and Brown-out Resets, Master Clear andWDT Resets and WDT wake-ups.

TABLE 5-3:STATUS BITS, THEIR SIGNIFICANCE AND THE INITIALIZATION CONDITION FOR
RCON REGISTER

Openalitien	Program		F	RCON	Regis	ter			STKPTR Register	
Condition	Counter ⁽¹⁾	SBOREN	СМ	RI	то	PD	POR	BOR	STKFUL	STKUNF
Power-on Reset	0000h	1	1	1	1	1	0	0	0	0
RESET Instruction	0000h	u ⁽²⁾	u	0	u	u	u	u	u	u
Brown-out Reset	0000h	u (2)	1	1	1	1	u	0	u	u
MCLR Reset during Power-Managed Run modes	0000h	u (2)	u	u	1	u	u	u	u	u
MCLR Reset during Power-Managed Idle modes and Sleep mode	0000h	ູ (2)	u	u	1	0	u	u	u	u
WDT Time-out during Full Power or Power-Managed Run modes	0000h	u (2)	u	u	0	u	u	u	u	u
MCLR Reset during Full-Power execution	0000h	u (2)	u	u	u	u	u	u	u	u
Stack Full Reset (STVREN = 1)	0000h	u ⁽²⁾	u	u	u	u	u	u	1	u
Stack Underflow Reset (STVREN = 1)	0000h	u (2)	u	u	u	u	u	u	u	1
Stack Underflow Error (not an actual Reset, STVREN = 0)	0000h	u (2)	u	u	u	u	u	u	u	1
WDT Time-out during Power-Managed Idle or Sleep modes	PC + 2	ս (2)	u	u	0	0	u	u	u	u
Interrupt Exit from Power-Managed modes	PC + 2	u (2)	u	u	u	0	u	u	u	u

Legend: u = unchanged

Note 1: When the wake-up is due to an interrupt and the GIEH or GIEL bits are set, the PC is loaded with the interrupt vector (008h or 0018h).

2: Reset state is '1' for POR and unchanged for all other Resets when software BOR is enabled (BOREN<1:0>, Configuration bits = 01 and SBOREN = 1); otherwise, the Reset state is '0'.

TABLE 5-4:	ABLE 5-4: INITIALIZATION CONDITIONS FOR ALL REGISTERS									
Register	A	pplicable Devic	es	Power-on Reset, Brown-out Reset	MCLR Resets, WDT Reset, RESET Instruction, Stack Resets	Wake-up via WDT or Interrupt				
TOSU	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	0 0000	0 0000	0 uuuu (3)				
TOSH	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	0000 0000	0000 0000	uuuu uuuu (3)				
TOSL	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	0000 0000	0000 0000	uuuu uuuu ⁽³⁾				
STKPTR	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	00-0 0000	uu-0 0000	uu-u uuuu (3)				
PCLATU	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	0 0000	0 0000	u uuuu				
PCLATH	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	0000 0000	0000 0000	uuuu uuuu				
PCL	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	0000 0000	0000 0000	PC + 2 ⁽²⁾				
TBLPTRU	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	00 0000	00 0000	uu uuuu				
TBLPTRH	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	0000 0000	0000 0000	uuuu uuuu				
TBLPTRL	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	0000 0000	0000 0000	uuuu uuuu				
TABLAT	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	0000 0000	0000 0000	uuuu uuuu				
PRODH	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	xxxx xxxx	uuuu uuuu	uuuu uuuu				
PRODL	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	xxxx xxxx	uuuu uuuu	uuuu uuuu				
INTCON	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	0000 000x	0000 000u	uuuu uuuu (1)				
INTCON2	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	1111 1111	1111 -1-1	uuuu -u-u (1)				
INTCON3	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	1100 0000	11x0 0x00	uuuu uuuu (1)				
INDF0	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	N/A	N/A	N/A				
POSTINC0	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	N/A	N/A	N/A				
POSTDEC0	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	N/A	N/A	N/A				
PREINC0	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	N/A	N/A	N/A				
PLUSW0	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	N/A	N/A	N/A				
FSR0H	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	xxxx	uuuu	uuuu				
FSR0L	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	xxxx xxxx	uuuu uuuu	uuuu uuuu				
WREG	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	xxxx xxxx	uuuu uuuu	uuuu uuuu				
INDF1	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	N/A	N/A	N/A				
POSTINC1	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	N/A	N/A	N/A				
POSTDEC1	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	N/A	N/A	N/A				
PREINC1	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	N/A	N/A	N/A				
PLUSW1	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	N/A	N/A	N/A				
FSR1H	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	xxxx	uuuu	uuuu				
FSR1L	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	xxxx xxxx	uuuu uuuu	uuuu uuuu				
BSR	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	0000	0000	uuuu				
INDF2	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	N/A	N/A	N/A				

TABLE 5-4: INITIALIZATION CONDITIONS FOR ALL REGISTERS

Legend: u = unchanged; x = unknown; - = unimplemented bit, read as '0'; q = value depends on condition. Shaded cells indicate conditions do not apply for the designated device.

Note 1: One or more bits in the INTCONx or PIRx registers will be affected (to cause wake-up).

2: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the PC is loaded with the interrupt vector (0008h or 0018h).

3: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the TOSU, TOSH and TOSL are updated with the current value of the PC. The STKPTR is modified to point to the next location in the hardware stack.

4: See Table 5-3 for Reset value for specific conditions.

TABLE 5-4:			JNS FOR ALL	Power-on	MCLR Resets,		
Register	A	pplicable Device	es	Reset, Brown-out Reset	WDT Reset, RESET Instruction, Stack Resets	Wake-up via WDT or Interrupt	
POSTINC2	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	N/A	N/A	N/A	
POSTDEC2	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	N/A	N/A	N/A	
PREINC2	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	N/A	N/A	N/A	
PLUSW2	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	N/A	N/A	N/A	
FSR2H	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	xxxx	uuuu	uuuu	
FSR2L	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	xxxx xxxx	uuuu uuuu	uuuu uuuu	
STATUS	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	x xxxx	u uuuu	u uuuu	
TMR0H	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	0000 0000	uuuu uuuu	uuuu uuuu	
TMR0L	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	xxxx xxxx	uuuu uuuu	uuuu uuuu	
TOCON	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	1111 1111	1111 1111	uuuu uuuu	
OSCCON	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	0110 q000	0100 00q0	uuuu uuqu	
OSCCON2	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	-0-1 0-x0	-0-0 0-01	-u-u u-uu	
WDTCON	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	0-x0 -xx0	0-x0 -xx0	u-u0 -uu0	
RCON ⁽⁴⁾	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	0111 11q0	0111 qquu	uuuu qquu	
TMR1H	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	xxxx xxxx	uuuu uuuu	uuuu uuuu	
TMR1L	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	xxxx xxxx	uuuu uuuu	uuuu uuuu	
T1CON	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	0000 0000	u0uu uuuu	uuuu uuuu	
TMR2	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	0000 0000	0000 0000	uuuu uuuu	
PR2	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	1111 1111	1111 1111	uuuu uuuu	
T2CON	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	-000 0000	-000 0000	-uuu uuuu	
SSPBUF	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	xxxx xxxx	uuuu uuuu	uuuu uuuu	
SSPADD	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	0000 0000	0000 0000	uuuu uuuu	
SSPSTAT	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	0000 0000	0000 0000	uuuu uuuu	
SSPCON1	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	0000 0000	0000 0000	uuuu uuuu	
SSPCON2	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	0000 0000	0000 0000	uuuu uuuu	
ADRESH	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	xxxx xxxx	uuuu uuuu	uuuu uuuu	
ADRESL	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	xxxx xxxx	uuuu uuuu	uuuu uuuu	
ADCON0	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	-000 0000	-000 0000	-uuu uuuu	
ADCON1	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	0000 xxxx	0000 0qqq	uuuu uuuu	
ADCON2	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	0-00 0000	0-00 0000	u-uu uuuu	
ECCP1AS	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	0000 0000	0000 0000	xxxx xxxx	
CCPR1H	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	xxxx xxxx	uuuu uuuu	uuuu uuuu	
CCPR1L	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	xxxx xxxx	uuuu uuuu	uuuu uuuu	
CCP1CON	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	0000 0000	0000 0000	uuuu uuuu	
TXSTA2	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	0000 0010	0000 0010	uuuu uuuu	

TABLE 5-4: INITIALIZATION CONDITIONS FOR ALL REGISTERS (CONTINUED)

Legend: u = unchanged; x = unknown; - = unimplemented bit, read as '0'; q = value depends on condition. Shaded cells indicate conditions do not apply for the designated device.

Note 1: One or more bits in the INTCONx or PIRx registers will be affected (to cause wake-up).

2: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the PC is loaded with the interrupt vector (0008h or 0018h).

3: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the TOSU, TOSH and TOSL are updated with the current value of the PC. The STKPTR is modified to point to the next location in the hardware stack.

4: See Table 5-3 for Reset value for specific conditions.

TABLE 5-4:	INITIALIZATION CONDITIONS FOR ALL REGISTERS (CONTINUED)									
Register	A	pplicable Devic	es	Power-on Reset, Brown-out Reset	MCLR Resets, WDT Reset, RESET Instruction, Stack Resets	Wake-up via WDT or Interrupt				
BAUDCON2	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	01x0 0-00	01x0 0-00	uuuu u-uu				
IPR4	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	1111 -111	1111 -111	uuuu -uuu				
PIR4	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	0000 -000	0000 -000	uuuu -uuu				
PIE4	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	0000 -000	0000 -000	uuuu -uuu				
CVRCON	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	0000 0000	0000 0000	uuuu uuuu				
CMSTAT	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	xx	xx	uu				
TMR3H	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	xxxx xxxx	uuuu uuuu	uuuu uuuu				
TMR3L	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	xxxx xxxx	uuuu uuuu	uuuu uuuu				
T3CON	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	0000 0000	0000 0000	uuuu uuuu				
T3GCON	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	00x0 0x00	00x0 0x00	uuuu u-uu				
SPBRG1	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	0000 0000	0000 0000	uuuu uuuu				
RCREG1	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	0000 0000	0000 0000	uuuu uuuu				
TXREG1	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	0000 0000	0000 0000	uuuu uuuu				
TXSTA1	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	0000 0010	0000 0010	uuuu uuuu				
RCSTA1	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	0000 000x	0000 000x	uuuu uuuu				
T1GCON	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	00x0 0x00	00x0 0x00	uuuu u-uu				
PR4	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	1111 1111	1111 1111	uuuu uuuu				
HLVDCON	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	0000 0000	0000 0000	uuuu uuuu				
BAUDCON1	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	01x0 0-00	01x0 0-00	uuuu u-uu				
RCSTA2	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	0000 000x	0000 000x	uuuu uuuu				
IPR3	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	11 111-	11 111-	uu uuu-				
PIR3	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	00 000-	x0 xxx-	uu uuu-				
PIE3	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	00 000-	0000 0000	uuuu uuuu				
IPR2	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	1 1111	1 111x	u uuuu				
PIR2	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	0 0000	0 000x	u uuuu (1)				
PIE2	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	0 0000	0 0000	u uuuu				
IPR1	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	1111 1111	1111 1111	uuuu uuuu				
	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	-111 1111	-111 1111	-uuu uuuu				
PIR1	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	0000 0000	0000 0000	uuuu uuuu (1)				
	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	-000 0000	-000 0000	-uuu uuuu				
PIE1	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	0000 0000	0000 0000	uuuu uuuu				
	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	-000 0000	-000 0000	-uuu uuuu				
PSTR1CON	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	00-0 0001	xx-x xxxx					
OSCTUNE	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	0000 0000	0000 0000	uuuu uuuu				
REFOCON	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	0-00 0000	0-00 0000	u-uu uuuu				

TABLE 5-4: INITIALIZATION CONDITIONS FOR ALL REGISTERS (CONTINUED)

Legend: u = unchanged; x = unknown; - = unimplemented bit, read as '0'; q = value depends on condition. Shaded cells indicate conditions do not apply for the designated device.

Note 1: One or more bits in the INTCONx or PIRx registers will be affected (to cause wake-up).

2: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the PC is loaded with the interrupt vector (0008h or 0018h).

3: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the TOSU, TOSH and TOSL are updated with the current value of the PC. The STKPTR is modified to point to the next location in the hardware stack.

4: See Table 5-3 for Reset value for specific conditions.

TABLE 5-4:	INITIALIZATION CONDITIONS FOR ALL REGISTERS (CONTINUED)								
Register	A	pplicable Devic	es	Power-on Reset, Brown-out Reset	MCLR Resets, WDT Reset, RESET Instruction, Stack Resets	Wake-up via WDT or Interrupt			
CCPTMRS	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	0 0000	x xxxx	u uuuu			
TRISG	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	1 1111	1 1111	u uuuu			
TRISF	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	1111 1111	1111 1111	uuuu uuuu			
TRISE	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	1111 -111	1111 -111	uuuu -uuu			
TRISD	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	1111 1111	1111 1111	uuuu uuuu			
TRISC	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	1111 1111	1111 1111	uuuu uuuu			
TRISB	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	1111 1111	1111 1111	uuuu uuuu			
TRISA ⁽⁵⁾	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	111- 1111 (5)	111- 1111 (5)	uuu- uuuu (5)			
ODCON	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	0000 0000	0000 0000	uuuu uuuu			
SLRCON	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	-000 0000	-111 1111	-111 1111			
LATG	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	x xxxx	x xxxx	u uuuu			
LATF	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	xxxx xxxx	xxxx -xxx	uuuu -uuu			
LATE	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	xxxx -xxx	xxxx xxxx	uuuu uuuu			
LATD	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	xxxx xxxx	xxxx xxxx	uuuu uuuu			
LATC	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	xxxx xxxx	xxxx xxxx	uuuu uuuu			
LATB	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	xxxx xxxx	xxxx xxxx	uuuu uuuu			
LATA ⁽⁵⁾	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	xxx- xxxx ⁽⁵⁾	xxx- xxxx ⁽⁵⁾	uuu- uuuu (5)			
T4CON	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	-000 0000	-000 0000	-uuu uuuu			
TMR4	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	0000 0000	0000 0000	uuuu uuuu			
PORTG	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	x xxxx	x xxxx	u uuuu			
PORTF	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	xxxx xxxx	xxxx xxxx	uuuu uuuu			
PORTE	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	xxxx xxxx	XXXX XXXX	uuuu uuuu			
PORTD	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	xxxx xxxx	XXXX XXXX	uuuu uuuu			
PORTC	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	xxxx xxxx	xxxx xxxx	uuuu uuuu			
PORTB	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	xxxx xxxx	xxxx xxxx	uuuu uuuu			
PORTA ⁽⁵⁾	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	xxx- xxxx ⁽⁵⁾	xxx- xxxx ⁽⁵⁾	uuu- uuuu ⁽⁵⁾			
EECON1	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	xx-0 x000	uu-0 u000	uu-u uuuu			
EECON2	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	0000 0000	0000 0000	uuuu uuuu			
SPBRGH1	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	0000 0000	0000 0000	uuuu uuuu			
SPBRGH2	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	0000 0000	0000 0000	uuuu uuuu			
SPBRG2	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	0000 0000	0000 0000	uuuu uuuu			
RCREG2	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	0000 0000	0000 0000	uuuu uuuu			
TXREG2	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	0000 0000	0000 0000	uuuu uuuu			
IPR5	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	1111 1111	1111 1111	uuuu uuuu			
PIR5	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	0000 0000	0000 0000	uuuu uuuu			

TABLE 5-4: INITIALIZATION CONDITIONS FOR ALL REGISTERS (CONTINUED)

Legend: u = unchanged; x = unknown; - = unimplemented bit, read as '0'; q = value depends on condition. Shaded cells indicate conditions do not apply for the designated device.

Note 1: One or more bits in the INTCONx or PIRx registers will be affected (to cause wake-up).

2: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the PC is loaded with the interrupt vector (0008h or 0018h).

3: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the TOSU, TOSH and TOSL are updated with the current value of the PC. The STKPTR is modified to point to the next location in the hardware stack.

4: See Table 5-3 for Reset value for specific conditions.

Register	A	pplicable Devic	es	Power-on Reset, Brown-out Reset	MCLR Resets, WDT Reset, RESET Instruction, Stack Resets	Wake-up via WDT or Interrupt
PIE5	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	0000 0000	0000 0000	uuuu uuuu
EEADRH	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	00	00	00
EEADR	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	0000 0000	0000 0000	uuuu uuuu
EEDATA	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	0000 0000	0000 0000	uuuu uuuu
ECANCON	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	0001 0000	0001 0000	uuuu uuuu
COMSTAT	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	0000 0000	0000 0000	uuuu uuuu
CIOCON	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	00000	00000	uuuuu
CANCON	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	1000 0000	1000 0000	uuuu uuuu
CANSTAT	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	1000 0000	1000 0000	uuuu uuuu
RXB0D7	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	xxxx xxxx	uuuu uuuu	uuuu uuuu
RXB0D6	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	xxxx xxxx	uuuu uuuu	uuuu uuuu
RXB0D5	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	xxxx xxxx	uuuu uuuu	uuuu uuuu
RXB0D4	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	xxxx xxxx	uuuu uuuu	uuuu uuuu
RXB0D3	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	xxxx xxxx	uuuu uuuu	uuuu uuuu
RXB0D2	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	xxxx xxxx	uuuu uuuu	uuuu uuuu
RXB0D1	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	xxxx xxxx	uuuu uuuu	uuuu uuuu
RXB0D0	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	xxxx xxxx	uuuu uuuu	uuuu uuuu
RXB0DLC	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	xxxx xxxx	uuuu uuuu	uuuu uuuu
RXB0EIDL	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	xxxx xxxx	uuuu uuuu	uuuu uuuu
RXB0EIDH	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	xxxx xxxx	uuuu uuuu	uuuu uuuu
RXB0SIDL	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	xxxx x-xx	uuuu u-uu	uuuu u-uu
RXB0SIDH	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	xxxx xxxx	uuuu uuuu	uuuu uuuu
RXB0CON	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	0000 0000	0000 0000	uuuu uuuu
CM1CON	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	0001 1111	0001 1111	uuuu uuuu
CM2CON	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	0001 1111	0001 1111	uuuu uuuu
ANCON0	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	1111 1111	1111 1111	uuuu uuuu
ANCON1	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	-111 1111	-111 1111	-uuu uuuu
WPUB	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	xxxx xxxx	1111 1111	uuuu uuuu
IOCB	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	0000	0000	uuuu
PMD0	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	0000 0000	0000 0000	uuuu uuuu

TABLE 5-4: INITIALIZATION CONDITIONS FOR ALL REGISTERS (CONTINUED)

Note 1: One or more bits in the INTCONx or PIRx registers will be affected (to cause wake-up).

2: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the PC is loaded with the interrupt vector (0008h or 0018h).

3: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the TOSU, TOSH and TOSL are updated with the current value of the PC. The STKPTR is modified to point to the next location in the hardware stack.

4: See Table 5-3 for Reset value for specific conditions.

TADLE 3-4:				REGISTERS (CONTINUED)				
Register	A	Applicable Devices			MCLR Resets, WDT Reset, RESET Instruction, Stack Resets	Wake-up via WDT or Interrupt		
PMD1	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	0000 0000	0000 0000	uuuu uuuu		
PMD2	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	0000	0000	uuuu		
PADCFG1	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	00000	00000	uuuuu		
CTMUCONH	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	0-00 0000	0-00 0000	u-uu uuuu		
CTMUCONL	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	0000 0000	0000 0000	uuuu uuuu		
CTMUICON	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	0000 0000	0000 0000	uuuu uuuu		
CCPR2H	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	xxxx xxxx	xxxx xxxx	uuuu uuuu		
CCPR2L	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	xxxx xxxx	xxxx xxxx	uuuu uuuu		
CCP2CON	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	00 0000	00 0000	uu uuuu		
CCPR3H	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	xxxx xxxx	xxxx xxxx	uuuu uuuu		
CCPR3L	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	xxxx xxxx	xxxx xxxx	uuuu uuuu		
CCP3CON	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	00 0000	00 0000	uu uuuu		
CCPR4H	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	xxxx xxxx	xxxx xxxx	uuuu uuuu		
CCPR4L	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	xxxx xxxx	xxxx xxxx	uuuu uuuu		
CCP4CON	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	00 0000	00 0000	uu uuuu		
CCPR5H	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	xxxx xxxx	xxxx xxxx	uuuu uuuu		
CCPR5L	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	xxxx xxxx	xxxx xxxx	uuuu uuuu		
CCP5CON	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	00 0000	00 0000	uu uuuu		
PSPCON	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	0000	0000	uuuu		
MDCON	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	0010 00	0010 00	uuuu uu		
MDSRC	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	0 xxxx	0 xxxx	u uuuu		
MDCARH	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	0xx- xxxx	0xx- xxxx	uuu- uuuu		
MDCARL	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	0xx- xxxx	0xx- xxxx	uuu- uuuu		
CANCON_RO0	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	1000 0000	1000 0000	uuuu uuuu		
CANSTAT_RO0	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	1000 0000	1000 0000	uuuu uuuu		
RXB1D7	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	xxxx xxxx	uuuu uuuu	uuuu uuuu		
RXB1D6	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	xxxx xxxx	uuuu uuuu	uuuu uuuu		
RXB1D5	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	xxxx xxxx	uuuu uuuu	uuuu uuuu		
RXB1D4	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	xxxx xxxx	uuuu uuuu	uuuu uuuu		
RXB1D3	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	xxxx xxxx	uuuu uuuu	uuuu uuuu		
RXB1D2	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	xxxx xxxx	uuuu uuuu	uuuu uuuu		
RXB1D1	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	xxxx xxxx	uuuu uuuu	uuuu uuuu		
RXB1D0	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	xxxx xxxx	uuuu uuuu	uuuu uuuu		
RXB1DLC	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	xxxx xxxx	uuuu uuuu	xxxx xxxx		

TABLE 5-4: INITIALIZATION CONDITIONS FOR ALL REGISTERS (CONTINUED)

Note 1: One or more bits in the INTCONx or PIRx registers will be affected (to cause wake-up).

2: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the PC is loaded with the interrupt vector (0008h or 0018h).

3: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the TOSU, TOSH and TOSL are updated with the current value of the PC. The STKPTR is modified to point to the next location in the hardware stack.

4: See Table 5-3 for Reset value for specific conditions.

TABLE 5-4: INITIALIZATION CONDITIONS FOR ALL REGISTERS (CONTINUED)								
Register	A	Applicable Devices			MCLR Resets, WDT Reset, RESET Instruction, Stack Resets	Wake-up via WDT or Interrupt		
RXB1EIDL	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	xxxx xxxx	uuuu uuuu	uuuu uuuu		
RXB1EIDH	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	xxxx xxxx	uuuu uuuu	uuuu uuuu		
RXB1SIDL	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	xxxx x-xx	uuuu u-uu	uuuu u-uu		
RXB1SIDH	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	xxxx xxxx	uuuu uuuu	uuuu uuuu		
RXB1CON	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	0000 0000	0000 0000	uuuu uuuu		
CANCON_RO1	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	1000 0000	1000 0000	uuuu uuuu		
CANSTAT_RO1	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	1000 0000	1000 0000	uuuu uuuu		
TXB0D7	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	xxxx xxxx	uuuu uuuu	uuuu uuuu		
TXB0D6	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	xxxx xxxx	uuuu uuuu	uuuu uuuu		
TXB0D5	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	xxxx xxxx	uuuu uuuu	uuuu uuuu		
TXB0D4	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	xxxx xxxx	uuuu uuuu	uuuu uuuu		
TXB0D3	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	xxxx xxxx	uuuu uuuu	uuuu uuuu		
TXB0D2	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	xxxx xxxx	uuuu uuuu	uuuu uuuu		
TXB0D1	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	xxxx xxxx	uuuu uuuu	uuuu uuuu		
TXB0D0	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	xxxx xxxx	uuuu uuuu	uuuu uuuu		
TXB0DLC	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	xxxx xxxx	xxxx xxxx	uuuu uuuu		
TXB0EIDL	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	xxxx xxxx	xxxx xxxx	uuuu uuuu		
TXB0EIDH	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	xxxx xxxx	XXXX XXXX	uuuu uuuu		
TXB0SIDL	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	xxx- x-xx	xxx- x-xx	uuu- u-uu		
TXB0SIDH	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	xxxx xxxx	XXXX XXXX	uuuu uuuu		
TXB0CON	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	0000 0-00	0000 0-00	uuuu u-uu		
CANCON_RO2	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	1000 0000	1000 0000	uuuu uuuu		
CANSTAT_RO2	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	1000 0000	1000 0000	uuuu uuuu		
TXB1D7	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	xxxx xxxx	uuuu uuuu	uuuu uuuu		
TXB1D6	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	xxxx xxxx	uuuu uuuu	uuuu uuuu		
TXB1D5	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	xxxx xxxx	uuuu uuuu	uuuu uuuu		
TXB1D4	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	xxxx xxxx	uuuu uuuu	uuuu uuuu		
TXB1D3	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	xxxx xxxx	uuuu uuuu	uuuu uuuu		
TXB1D2	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	xxxx xxxx	uuuu uuuu	uuuu uuuu		
TXB1D1	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	xxxx xxxx	uuuu uuuu	uuuu uuuu		
TXB1D0	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	xxxx xxxx	uuuu uuuu	uuuu uuuu		
TXB1DLC	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	xxxx xxxx	uuuu uuuu	uuuu uuuu		
TXB1EIDL	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	xxxx xxxx	uuuu uuuu	uuuu uuuu		
TXB1EIDH	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	xxxx xxxx	uuuu uuuu	uuuu uuuu		
TXB1SIDL	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	xxx- x-xx	uuu- u-uu	uuu- u-uu		

TABLE 5-4: INITIALIZATION CONDITIONS FOR ALL REGISTERS (CONTINUED)

Legend: u = unchanged; x = unknown; - = unimplemented bit, read as '0'; q = value depends on condition. Shaded cells indicate conditions do not apply for the designated device.

Note 1: One or more bits in the INTCONx or PIRx registers will be affected (to cause wake-up).

2: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the PC is loaded with the interrupt vector (0008h or 0018h).

3: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the TOSU, TOSH and TOSL are updated with the current value of the PC. The STKPTR is modified to point to the next location in the hardware stack.

4: See Table 5-3 for Reset value for specific conditions.

TABLE 5-4:			JNS FOR ALL	Power-on	MCLR Resets,	Weke up vie
Register	A	applicable Device	es	Reset, Brown-out Reset	WDT Reset, RESET Instruction, Stack Resets	Wake-up via WDT or Interrupt
TXB1SIDH	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	xxxx xxxx	uuuu uuuu	uuuu uuuu
TXB1CON	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	0000 0-00	0000 0-00	uuuu u-uu
CANCON_RO3	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	1000 0000	1000 0000	uuuu uuuu
CANSTAT_RO3	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	1000 0000	1000 0000	uuuu uuuu
TXB2D7	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	xxxx xxxx	uuuu uuuu	uuuu uuuu
TXB2D6	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	xxxx xxxx	uuuu uuuu	uuuu uuuu
TXB2D5	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	xxxx xxxx	uuuu uuuu	uuuu uuuu
TXB2D4	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	xxxx xxxx	uuuu uuuu	uuuu uuuu
TXB2D3	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	xxxx xxxx	uuuu uuuu	uuuu uuuu
TXB2D2	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	xxxx xxxx	uuuu uuuu	uuuu uuuu
TXB2D1	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	xxxx xxxx	uuuu uuuu	uuuu uuuu
TXB2D0	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	xxxx xxxx	uuuu uuuu	uuuu uuuu
TXB2DLC	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	xxxx xxxx	uuuu uuuu	uuuu uuuu
TXB2EIDL	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	xxxx xxxx	uuuu uuuu	uuuu uuuu
TXB2EIDH	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	xxxx xxxx	uuuu uuuu	uuuu uuuu
TXB2SIDL	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	xxx- x-xx	uuu- u-uu	uuu- u-uu
TXB2SIDH	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	xxxx xxxx	uuuu uuuu	uuuu uuuu
TXB2CON	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	0000 0-00	0000 0-00	uuuu u-uu
RXM1EIDL	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	xxxx xxxx	uuuu uuuu	uuuu uuuu
RXM1EIDH	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	xxxx xxxx	uuuu uuuu	uuuu uuuu
RXM1SIDL	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	xxx- 0-xx	uuu- u-uu	uuu- u-uu
RXM1SIDH	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	xxxx xxxx	uuuu uuuu	uuuu uuuu
RXM0EIDL	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	xxxx xxxx	uuuu uuuu	uuuu uuuu
RXM0EIDH	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	xxxx xxxx	uuuu uuuu	uuuu uuuu
RXM0SIDL	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	xxx- 0-xx	uuu- u-uu	uuu- u-uu
RXM0SIDH	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	xxxx xxxx	uuuu uuuu	uuuu uuuu
RXF5EIDL	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	xxxx xxxx	uuuu uuuu	uuuu uuuu
RXF5EIDH	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	xxxx xxxx	uuuu uuuu	uuuu uuuu
RXF5SIDL	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	xxx- x-xx	uuu- u-uu	uuu- u-uu
RXF5SIDH	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	xxxx xxxx	uuuu uuuu	uuuu uuuu
RXF4EIDL	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	xxxx xxxx	uuuu uuuu	uuuu uuuu
RXF4EIDH	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	xxxx xxxx	uuuu uuuu	uuuu uuuu
RXF4SIDL	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	xxx- x-xx	uuu- u-uu	uuu- u-uu
RXF4SIDH	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	xxxx xxxx	uuuu uuuu	uuuu uuuu
RXF3EIDL	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	xxxx xxxx	uuuu uuuu	uuuu uuuu

TABLE 5-4: INITIALIZATION CONDITIONS FOR ALL REGISTERS (CONTINUED)

Legend: u = unchanged; x = unknown; - = unimplemented bit, read as '0'; q = value depends on condition. Shaded cells indicate conditions do not apply for the designated device.

Note 1: One or more bits in the INTCONx or PIRx registers will be affected (to cause wake-up).

2: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the PC is loaded with the interrupt vector (0008h or 0018h).

3: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the TOSU, TOSH and TOSL are updated with the current value of the PC. The STKPTR is modified to point to the next location in the hardware stack.

4: See Table 5-3 for Reset value for specific conditions.

		TABLE 5-4: INITIALIZATION CONDITIONS FOR ALL REGISTERS (CONTINUED)								
Register	A	Applicable Devices			MCLR Resets, WDT Reset, RESET Instruction, Stack Resets	Wake-up via WDT or Interrupt				
RXF3EIDH	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	xxxx xxxx	uuuu uuuu	uuuu uuuu				
RXF3SIDL	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	xxx- x-xx	uuu- u-uu	uuu- u-uu				
RXF3SIDH	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	xxxx xxxx	uuuu uuuu	uuuu uuuu				
RXF2EIDL	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	xxxx xxxx	uuuu uuuu	uuuu uuuu				
RXF2EIDH	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	xxxx xxxx	uuuu uuuu	uuuu uuuu				
RXF2SIDL	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	xxx- x-xx	uuu- u-uu	uuu- u-uu				
RXF2SIDH	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	xxxx xxxx	uuuu uuuu	uuuu uuuu				
RXF1EIDL	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	xxxx xxxx	uuuu uuuu	uuuu uuuu				
RXF1EIDH	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	xxxx xxxx	uuuu uuuu	uuuu uuuu				
RXF1SIDL	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	xxx- x-xx	uuu- u-uu	uuu- u-uu				
RXF1SIDH	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	xxxx xxxx	uuuu uuuu	uuuu uuuu				
RXF0EIDL	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	xxxx xxxx	uuuu uuuu	uuuu uuuu				
RXF0EIDH	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	xxxx xxxx	uuuu uuuu	uuuu uuuu				
RXF0SIDL	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	xxx- x-xx	uuu- u-uu	uuu- u-uu				
RXF0SIDH	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	xxxx xxxx	uuuu uuuu	uuuu uuuu				
CANCON_RO4	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	1000 0000	1000 0000	uuuu uuuu				
CANSTAT_RO4	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	1000 0000	1000 0000	uuuu uuuu				
B5D7	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	xxxx xxxx	uuuu uuuu	uuuu uuuu				
B5D6	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	xxxx xxxx	uuuu uuuu	uuuu uuuu				
B5D5	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	xxxx xxxx	uuuu uuuu	uuuu uuuu				
B5D4	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	xxxx xxxx	uuuu uuuu	uuuu uuuu				
B5D3	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	xxxx xxxx	uuuu uuuu	uuuu uuuu				
B5D2	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	xxxx xxxx	uuuu uuuu	uuuu uuuu				
B5D1	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	xxxx xxxx	uuuu uuuu	uuuu uuuu				
B5D0	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	xxxx xxxx	uuuu uuuu	uuuu uuuu				
B5DLC	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	-xxx xxxx	-uuu uuuu	uuuu uuuu				
B5EIDL	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	xxxx xxxx	uuuu uuuu	uuuu uuuu				
B5EIDH	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	xxxx xxxx	uuuu uuuu	uuuu uuuu				
B5SIDL	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	xxxx x-xx	uuuu u-uu	uuuu u-uu				
B5SIDH	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	xxxx xxxx	uuuu uuuu	uuuu uuuu				
B5CON	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	0000 0000	0000 0000	uuuu uuuu				
CANCON_RO5	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	1000 0000	1000 0000	uuuu uuuu				
CANSTAT_RO5	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	1000 0000	1000 0000	uuuu uuuu				
B4D7	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	xxxx xxxx	uuuu uuuu	uuuu uuuu				
B4D6	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	xxxx xxxx	uuuu uuuu	uuuu uuuu				

TABLE 5-4: INITIALIZATION CONDITIONS FOR ALL REGISTERS (CONTINUED)

Legend: u = unchanged; x = unknown; - = unimplemented bit, read as '0'; q = value depends on condition. Shaded cells indicate conditions do not apply for the designated device.

Note 1: One or more bits in the INTCONx or PIRx registers will be affected (to cause wake-up).

2: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the PC is loaded with the interrupt vector (0008h or 0018h).

3: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the TOSU, TOSH and TOSL are updated with the current value of the PC. The STKPTR is modified to point to the next location in the hardware stack.

4: See Table 5-3 for Reset value for specific conditions.

Register	A				MCLR Resets, WDT Reset, RESET Instruction, Stack Resets	Wake-up via WDT or Interrupt
B4D5	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	xxxx xxxx	uuuu uuuu	uuuu uuuu
B4D4	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	xxxx xxxx	uuuu uuuu	uuuu uuuu
B4D3	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	xxxx xxxx	uuuu uuuu	uuuu uuuu
B4D2	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	xxxx xxxx	uuuu uuuu	uuuu uuuu
B4D1	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	xxxx xxxx	uuuu uuuu	uuuu uuuu
B4D0	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	xxxx xxxx	uuuu uuuu	uuuu uuuu
B4DLC	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	-xxx xxxx	-uuu uuuu	-uuu uuuu
B4EIDL	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	xxxx xxxx	uuuu uuuu	uuuu uuuu
B4EIDH	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	xxxx xxxx	uuuu uuuu	uuuu uuuu
B4SIDL	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	xxxx x-xx	uuuu u-uu	uuuu u-uu
B4SIDH	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	xxxx xxxx	uuuu uuuu	uuuu uuuu
B4CON	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	0000 0000	0000 0000	uuuu uuuu
CANCON_RO6	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	1000 0000	1000 0000	uuuu uuuu
CANSTAT_RO6	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	1000 0000	1000 0000	uuuu uuuu
B3D7	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	xxxx xxxx	uuuu uuuu	uuuu uuuu
B3D6	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	xxxx xxxx	uuuu uuuu	uuuu uuuu
B3D5	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	xxxx xxxx	uuuu uuuu	uuuu uuuu
B3D4	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	xxxx xxxx	uuuu uuuu	uuuu uuuu
B3D3	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	xxxx xxxx	uuuu uuuu	uuuu uuuu
B3D2	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	xxxx xxxx	uuuu uuuu	uuuu uuuu
B3D1	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	xxxx xxxx	uuuu uuuu	uuuu uuuu
B3D0	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	xxxx xxxx	uuuu uuuu	uuuu uuuu
B3DLC	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	-xxx xxxx	-uuu uuuu	-uuu uuuu
B3EIDL	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	xxxx xxxx	uuuu uuuu	uuuu uuuu
B3EIDH	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	xxxx xxxx	uuuu uuuu	uuuu uuuu
B3SIDL	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	xxxx x-xx	uuuu u-uu	uuuu u-uu
B3SIDH	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	xxxx xxxx	uuuu uuuu	uuuu uuuu
B3CON	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	0000 0000	0000 0000	uuuu uuuu
CANCON_RO7	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	1000 0000	1000 0000	uuuu uuuu
B2D7	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	xxxx xxxx	uuuu uuuu	uuuu uuuu
B2D6	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	xxxx xxxx	uuuu uuuu	uuuu uuuu
B2D5	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	xxxx xxxx	uuuu uuuu	uuuu uuuu
B2D4	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	xxxx xxxx	uuuu uuuu	uuuu uuuu
B2D3	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	xxxx xxxx	uuuu uuuu	uuuu uuuu
B2D2	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	xxxx xxxx	uuuu uuuu	uuuu uuuu

TABLE 5-4: INITIALIZATION CONDITIONS FOR ALL REGISTERS (CONTINUED)

Legend: u = unchanged; x = unknown; - = unimplemented bit, read as '0'; q = value depends on condition. Shaded cells indicate conditions do not apply for the designated device.

Note 1: One or more bits in the INTCONx or PIRx registers will be affected (to cause wake-up).

2: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the PC is loaded with the interrupt vector (0008h or 0018h).

3: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the TOSU, TOSH and TOSL are updated with the current value of the PC. The STKPTR is modified to point to the next location in the hardware stack.

4: See Table 5-3 for Reset value for specific conditions.

TABLE 5-4:	INITIALIZAT		JNS FUR ALL					
Register	A	Applicable Devices			MCLR Resets, WDT Reset, RESET Instruction, Stack Resets	Wake-up via WDT or Interrupt		
B2D1	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	xxxx xxxx	uuuu uuuu	uuuu uuuu		
B2D0	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	xxxx xxxx	uuuu uuuu	uuuu uuuu		
B2DLC	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	-xxx xxxx	-uuu uuuu	-uuu uuuu		
B2EIDL	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	xxxx xxxx	uuuu uuuu	uuuu uuuu		
B2EIDH	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	xxxx xxxx	uuuu uuuu	uuuu uuuu		
B2SIDL	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	xxxx x-xx	uuuu u-uu	uuuu u-uu		
B2SIDH	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	xxxx xxxx	uuuu uuuu	uuuu uuuu		
B2CON	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	0000 0000	0000 0000	uuuu uuuu		
CANCON_RO8	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	1000 0000	1000 0000	uuuu uuuu		
B1D7	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	xxxx xxxx	uuuu uuuu	uuuu uuuu		
B1D6	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	xxxx xxxx	uuuu uuuu	uuuu uuuu		
B1D5	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	xxxx xxxx	uuuu uuuu	uuuu uuuu		
B1D4	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	xxxx xxxx	uuuu uuuu	uuuu uuuu		
B1D3	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	xxxx xxxx	uuuu uuuu	uuuu uuuu		
B1D2	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	xxxx xxxx	uuuu uuuu	uuuu uuuu		
B1D1	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	xxxx xxxx	uuuu uuuu	uuuu uuuu		
B1D0	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	xxxx xxxx	uuuu uuuu	uuuu uuuu		
B1DLC	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	-xxx xxxx	-uuu uuuu	-uuu uuuu		
B1EIDL	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	xxxx xxxx	uuuu uuuu	uuuu uuuu		
B1EIDH	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	xxxx xxxx	uuuu uuuu	uuuu uuuu		
B1SIDL	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	xxxx x-xx	uuuu u-uu	uuuu u-uu		
B1SIDH	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	xxxx xxxx	uuuu uuuu	uuuu uuuu		
B1CON	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	0000 0000	0000 0000	uuuu uuuu		
CANCON_RO9	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	1000 0000	1000 0000	uuuu uuuu		
CANSTAT_RO	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	1000 0000	1000 0000	uuuu uuuu		
B0D7	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	xxxx xxxx	uuuu uuuu	uuuu uuuu		
B0D6	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	xxxx xxxx	uuuu uuuu	uuuu uuuu		
B0D5	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	xxxx xxxx	uuuu uuuu	uuuu uuuu		
B0D4	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	xxxx xxxx	uuuu uuuu	uuuu uuuu		
B0D3	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	xxxx xxxx	uuuu uuuu	uuuu uuuu		
B0D2	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	xxxx xxxx	uuuu uuuu	uuuu uuuu		
B0D1	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	xxxx xxxx	uuuu uuuu	uuuu uuuu		
B0D0	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	xxxx xxxx	uuuu uuuu	uuuu uuuu		
BODLC	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	-xxx xxxx	-uuu uuuu	-uuu uuuu		
B0EIDL	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	xxxx xxxx	uuuu uuuu	uuuu uuuu		

TABLE 5-4: INITIALIZATION CONDITIONS FOR ALL REGISTERS (CONTINUED)

Legend: u = unchanged; x = unknown; - = unimplemented bit, read as '0'; q = value depends on condition. Shaded cells indicate conditions do not apply for the designated device.

Note 1: One or more bits in the INTCONx or PIRx registers will be affected (to cause wake-up).

2: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the PC is loaded with the interrupt vector (0008h or 0018h).

3: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the TOSU, TOSH and TOSL are updated with the current value of the PC. The STKPTR is modified to point to the next location in the hardware stack.

4: See Table 5-3 for Reset value for specific conditions.

Register	A	pplicable Device	es	Power-on Reset, Brown-out Reset	MCLR Resets, WDT Reset, RESET Instruction, Stack Resets	Wake-up via WDT or Interrupt
B0EIDH	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	xxxx xxxx	uuuu uuuu	uuuu uuuu
B0SIDL	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	xxxx x-xx	uuuu u-uu	uuuu u-uu
B0SIDH	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	xxxx xxxx	uuuu uuuu	uuuu uuuu
B0CON	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	0000 0000	0000 0000	uuuu uuuu
TXBIE	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	0 00	u uu	u uu
BIE0	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	0000 0000	0000 0000	uuuu uuuu
BSEL0	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	0000 00	0000 00	uuuu uu
MSEL3	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	0000 0000	0000 0000	uuuu uuuu
MSEL2	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	0000 0000	0000 0000	uuuu uuuu
MSEL1	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	0000 0101	0000 0101	uuuu uuuu
MSEL0	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	0101 0000	0101 0000	uuuu uuuu
RXFBCON7	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	0000 0000	0000 0000	uuuu uuuu
RXFBCON6	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	0000 0000	0000 0000	uuuu uuuu
RXFBCON5	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	0000 0000	0000 0000	uuuu uuuu
RXFBCON4	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	0000 0000	0000 0000	uuuu uuuu
RXFBCON3	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	0000 0000	0000 0000	uuuu uuuu
RXFBCON2	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	0001 0001	0001 0001	uuuu uuuu
RXFBCON1	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	0001 0001	0001 0001	uuuu uuuu
RXFBCON0	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	0000 0000	0000 0000	uuuu uuuu
SDFLC	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	0 0000	0 0000	u uuuu
RXF15EIDL	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	xxxx xxxx	uuuu uuuu	uuuu uuuu
RXF15EIDH	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	xxxx xxxx	uuuu uuuu	uuuu uuuu
RXF15SIDL	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	xxx- x-xx	uuu- u-uu	uuu- u-uu
RXF15SIDH	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	xxxx xxxx	uuuu uuuu	uuuu uuuu
RXF14EIDL	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	xxxx xxxx	uuuu uuuu	uuuu uuuu
RXF14EIDH	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	xxxx xxxx	uuuu uuuu	uuuu uuuu
RXF14SIDL	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	xxx- x-xx	uuu- u-uu	uuu- u-uu
RXF14SIDH	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	xxxx xxxx	uuuu uuuu	uuuu uuuu
RXF13EIDL	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	xxxx xxxx	uuuu uuuu	uuuu uuuu
RXF13EIDH	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	xxxx xxxx	uuuu uuuu	uuuu uuuu
RXF13SIDL	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	xxx- x-xx	uuu- u-uu	uuu- u-uu
RXF13SIDH	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	xxxx xxxx	uuuu uuuu	uuuu uuuu
RXF12EIDL	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	xxxx xxxx	uuuu uuuu	uuuu uuuu
RXF12EIDH	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	xxxx xxxx	uuuu uuuu	uuuu uuuu
RXF12SIDL	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	xxx- x-xx	uuu- u-uu	uuu- u-uu

TABLE 5-4: INITIALIZATION CONDITIONS FOR ALL REGISTERS (CONTINUED)

Legend: u = unchanged; x = unknown; - = unimplemented bit, read as '0'; q = value depends on condition. Shaded cells indicate conditions do not apply for the designated device.

Note 1: One or more bits in the INTCONx or PIRx registers will be affected (to cause wake-up).

2: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the PC is loaded with the interrupt vector (0008h or 0018h).

3: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the TOSU, TOSH and TOSL are updated with the current value of the PC. The STKPTR is modified to point to the next location in the hardware stack.

4: See Table 5-3 for Reset value for specific conditions.

Register	A	pplicable Devic	es	Power-on Reset, Brown-out Reset	MCLR Resets, WDT Reset, RESET Instruction, Stack Resets	Wake-up via WDT or Interrupt	
RXF12SIDH	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	xxxx xxxx	uuuu uuuu	uuuu uuuu	
RXF11EIDL	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	xxxx xxxx	uuuu uuuu	uuuu uuuu	
RXF11EIDH	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	xxxx xxxx	uuuu uuuu	uuuu uuuu	
RXF11SIDL	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	xxx- x-xx	uuu- u-uu	uuu- u-uu	
RXF11SIDH	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	xxxx xxxx	uuuu uuuu	uuuu uuuu	
RXF10EIDL	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	xxxx xxxx	uuuu uuuu	uuuu uuuu	
RXF10EIDH	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	xxxx xxxx	uuuu uuuu	uuuu uuuu	
RXF10SIDL	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	xxx- x-xx	uuu- u-uu	uuu- u-uu	
RXF10SIDH	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	xxxx xxxx	uuuu uuuu	uuuu uuuu	
RXF9EIDL	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	xxxx xxxx	uuuu uuuu	uuuu uuuu	
RXF9EIDH	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	xxxx xxxx	uuuu uuuu	uuuu uuuu	
RXF9SIDL	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	xxx- x-xx	uuu- u-uu	uuu- u-uu	
RXF9SIDH	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	xxxx xxxx	uuuu uuuu	uuuu uuuu	
RXF8EIDL	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	xxxx xxxx	uuuu uuuu	uuuu uuuu	
RXF8EIDH	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	xxxx xxxx	uuuu uuuu	uuuu uuuu	
RXF8SIDL	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	xxx- x-xx	uuu- u-uu	uuu- u-uu	
RXF8SIDH	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	xxxx xxxx	uuuu uuuu	uuuu uuuu	
RXF7EIDL	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	xxxx xxxx	uuuu uuuu	uuuu uuuu	
RXF7EIDH	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	xxxx xxxx	uuuu uuuu	uuuu uuuu	
RXF7SIDL	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	xxx- x-xx	uuu- u-uu	uuu- u-uu	
RXF7SIDH	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	xxxx xxxx	uuuu uuuu	uuuu uuuu	
RXF6EIDL	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	xxxx xxxx	uuuu uuuu	uuuu uuuu	
RXF6EIDH	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	xxxx xxxx	uuuu uuuu	uuuu uuuu	
RXF6SIDL	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	xxx- x-xx	uuu- u-uu	uuu- u-uu	
RXF6SIDH	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	xxxx xxxx	uuuu uuuu	uuuu uuuu	
RXFCON0	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	0000 0000	0000 0000	uuuu uuuu	
RXFCON1	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	0000 0000	0000 0000	uuuu uuuu	
BRGCON3	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	00000	00000	uuuuu	
BRGCON2	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	0000 0000	0000 0000	uuuu uuuu	
BRGCON1	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	0000 0000	0000 0000	uuuu uuuu	
TXERRCNT	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	0000 0000	0000 0000	uuuu uuuu	
RXERRCNT	PIC18F2XK80	PIC18F4XK80	PIC18F6XK80	0000 0000	0000 0000	uuuu uuuu	

TABLE 5-4: INITIALIZATION CONDITIONS FOR ALL REGISTERS (CONTINUED)

Legend: u = unchanged; x = unknown; - = unimplemented bit, read as '0'; q = value depends on condition. Shaded cells indicate conditions do not apply for the designated device.

Note 1: One or more bits in the INTCONx or PIRx registers will be affected (to cause wake-up).

2: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the PC is loaded with the interrupt vector (0008h or 0018h).

3: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the TOSU, TOSH and TOSL are updated with the current value of the PC. The STKPTR is modified to point to the next location in the hardware stack.

4: See Table 5-3 for Reset value for specific conditions.

6.0 MEMORY ORGANIZATION

PIC18F66K80 family devices have these types of memory:

- Program Memory
- Data RAM
- Data EEPROM

As Harvard architecture devices, the data and program memories use separate busses. This enables concurrent access of the two memory spaces. The data EEPROM, for practical purposes, can be regarded as a peripheral device because it is addressed and accessed through a set of control registers.

Additional detailed information on the operation of the Flash program memory is provided in **Section 7.0 "Flash Program Memory"**. The data EEPROM is discussed separately in **Section 8.0 "Data EEPROM Memory"**.

FIGURE 6-1: MEMORY MAPS FOR PIC18F66K80 FAMILY DEVICES



6.1 Program Memory Organization

PIC18 microcontrollers implement a 21-bit Program Counter (PC) that is capable of addressing a 2-Mbyte program memory space. Accessing a location between the upper boundary of the physically implemented memory and the 2-Mbyte address will return all '0's (a NOP instruction).

The entire PIC18F66K80 family offers a range of on-chip Flash program memory sizes, from 32 Kbytes (16,384 single-word instructions) to 64 Kbytes (32,768 single-word instructions).

- PIC18F25K80, PIC18F45K80 and PIC18F65K80 32 Kbytes of Flash memory, storing up to 16,384 single-word instructions
- PIC18F26K80, PIC18F46K80 and PIC18F66K80 64 Kbytes of Flash memory, storing up to 32,768 single-word instructions

The program memory maps for individual family members are shown in Figure 6-1.

6.1.1 HARD MEMORY VECTORS

All PIC18 devices have a total of three hard-coded return vectors in their program memory space. The Reset vector address is the default value to which the Program Counter returns on all device Resets. It is located at 0000h.

PIC18 devices also have two interrupt vector addresses for handling high-priority and low-priority interrupts. The high-priority interrupt vector is located at 0008h and the low-priority interrupt vector is at 0018h. The locations of these vectors are shown, in relation to the program memory map, in Figure 6-2.

FIGURE 6-2: HARD VECTOR FOR PIC18F66K80 FAMILY DEVICES

	Reset Vector	0000h
	High-Priority Interrupt Vector	0008h
	Low-Priority Interrupt Vector	0018h
	On-Chip Program Memory	
	Read '0'	
		1FFFFh
Legend	I: (Top of Memory) represen of on-chip program memo Figure 6-1 for device-spec Shaded area represents u memory. Areas are not sh	ry space (see cific values). inimplemented

6.1.2 PROGRAM COUNTER

The Program Counter (PC) specifies the address of the instruction to fetch for execution. The PC is 21 bits wide and contained in three separate 8-bit registers.

The low byte, known as the PCL register, is both readable and writable. The high byte, or PCH register, contains the PC<15:8> bits and is not directly readable or writable. Updates to the PCH register are performed through the PCLATH register. The upper byte is called PCU. This register contains the PC<20:16> bits; it is also not directly readable or writable. Updates to the PCU register are performed through the PCLATU register.

The contents of PCLATH and PCLATU are transferred to the Program Counter by any operation that writes PCL. Similarly, the upper two bytes of the Program Counter are transferred to PCLATH and PCLATU by an operation that reads PCL. This is useful for computed offsets to the PC (see Section 6.1.5.1 "Computed GOTO").

The PC addresses bytes in the program memory. To prevent the PC from becoming misaligned with word instructions, the Least Significant bit (LSb) of PCL is fixed to a value of '0'. The PC increments by two to address sequential instructions in the program memory.

The CALL, RCALL, GOTO and program branch instructions write to the Program Counter directly. For these instructions, the contents of PCLATH and PCLATU are not transferred to the Program Counter.

6.1.3 RETURN ADDRESS STACK

The return address stack enables execution of any combination of up to 31 program calls and interrupts. The PC is pushed onto the stack when a CALL or RCALL instruction is executed or an interrupt is Acknowledged. The PC value is pulled off the stack on a RETURN, RETLW or a RETFIE instruction. The value is also pulled off the stack on ADDULNK and SUBULNK instructions if the extended instruction set is enabled. PCLATU and PCLATH are not affected by any of the RETURN or CALL instructions.

The stack operates as a 31-word by 21-bit RAM and a 5-bit Stack Pointer, STKPTR. The stack space is not part of either program or data space. The Stack Pointer is readable and writable and the address on the top of the stack is readable and writable through the Top-of-Stack (TOS) Special Function Registers. Data can also be pushed to, or popped from the stack, using these registers.

A CALL type instruction causes a push onto the stack. The Stack Pointer is first incremented and the location pointed to by the Stack Pointer is written with the contents of the PC (already pointing to the instruction following the CALL). A RETURN type instruction causes a pop from the stack. The contents of the location pointed to by the STKPTR are transferred to the PC and then the Stack Pointer is decremented.

The Stack Pointer is initialized to '00000' after all Resets. There is no RAM associated with the location corresponding to a Stack Pointer value of '00000'; this is only a Reset value. Status bits indicate if the stack is full, has overflowed or has underflowed.

6.1.3.1 Top-of-Stack Access

Only the top of the return address stack is readable and writable. A set of three registers, TOSU:TOSH:TOSL, holds the contents of the stack location pointed to by the STKPTR register (Figure 6-3). This allows users to implement a software stack, if necessary. After a CALL, RCALL or interrupt (or ADDULNK and SUBULNK instructions, if the extended instruction set is enabled), the software can read the pushed value by reading the TOSU:TOSH:TOSL registers. These values can be placed on a user-defined software stack. At return time, the software can return these values to TOSU:TOSH:TOSL and do a return.

While accessing the stack, users must disable the Global Interrupt Enable bits to prevent inadvertent stack corruption.

FIGURE 6-3: RETURN ADDRESS STACK AND ASSOCIATED REGISTERS



6.1.3.2 Return Stack Pointer (STKPTR)

The STKPTR register (Register 6-1) contains the Stack Pointer value, the STKFUL (Stack Full) status bit and the STKUNF (Stack Underflow) status bits. The value of the Stack Pointer can be 0 through 31. The Stack Pointer increments before values are pushed onto the stack and decrements after values are popped off of the stack. On Reset, the Stack Pointer value will be zero.

The user may read and write the Stack Pointer value. This feature can be used by a Real-Time Operating System (RTOS) for return stack maintenance.

After the PC is pushed onto the stack 31 times (without popping any values off the stack), the STKFUL bit is set. The STKFUL bit is cleared by software or by a POR.

What happens when the stack becomes full depends on the state of the STVREN (Stack Overflow Reset Enable) Configuration bit. (For a description of the device Configuration bits, see Section 28.1 "Configuration Bits".) If STVREN is set (default), the 31st push will push the (PC + 2) value onto the stack, set the STKFUL bit and reset the device. The STKFUL bit will remain set and the Stack Pointer will be set to zero.

If STVREN is cleared, the STKFUL bit will be set on the 31st push and the Stack Pointer will increment to 31. Any additional pushes will not overwrite the 31st push and the STKPTR will remain at 31.

When the stack has been popped enough times to unload the stack, the next pop will return a value of zero to the PC and set the STKUNF bit, while the Stack Pointer remains at zero. The STKUNF bit will remain set until cleared by software or until a POR occurs.

Note:	Returning a value of zero to the PC on an underflow has the effect of vectoring the program to the Reset vector, where the
	stack conditions can be verified and appropriate actions can be taken. This is
	not the same as a Reset, as the contents of the SFRs are not affected.

6.1.3.3 PUSH and POP Instructions

Since the Top-of-Stack is readable and writable, the ability to push values onto the stack and pull values off of the stack, without disturbing normal program execution, is a desirable feature. The PIC18 instruction set includes two instructions, PUSH and POP, that permit the TOS to be manipulated under software control. TOSU, TOSH and TOSL can be modified to place data or a return address on the stack.

The PUSH instruction places the current PC value onto the stack. This increments the Stack Pointer and loads the current PC value onto the stack.

The POP instruction discards the current TOS by decrementing the Stack Pointer. The previous value pushed onto the stack then becomes the TOS value.

R/C-0	R/C-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
STKFUL ⁽¹⁾	STKUNF ⁽¹⁾	—	SP4	SP3	SP2	SP1	SP0	
bit 7							bit 0	
Legend:		C = Clearable	bit					
R = Readable bit W = Writabl		W = Writable b	oit	U = Unimplem	ented bit, read	l as '0'		
-n = Value at POR		'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	Bit is unknown	
bit 7		ck Full Flag bit	1)					
bit 7 STKFUL: Stack Full Flag bit ⁽¹⁾ 1 = Stack has become full or overflowed								

REGISTER 6-1: STKPTR: STACK POINTER REGISTER

bit 7	STKFUL: Stack Full Flag bit ⁽¹⁾
	 Stack has become full or overflowed
	0 = Stack has not become full or overflowed
bit 6	STKUNF: Stack Underflow Flag bit ⁽¹⁾
	 1 = Stack underflow has occurred
	0 = Stack underflow did not occur
bit 5	Unimplemented: Read as '0'
bit 4-0	SP<4:0>: Stack Pointer Location bits

Note 1: Bit 7 and bit 6 are cleared by user software or by a POR.

6.1.3.4 Stack Full and Underflow Resets

Device Resets on stack overflow and stack underflow conditions are enabled by setting the STVREN bit (CONFIG4L<0>). When STVREN is set, a full or underflow condition will set the appropriate STKFUL or STKUNF bit and then cause a device Reset. When STVREN is cleared, a full or underflow condition will set the appropriate STKFUL or STKUNF bit, but not cause a device Reset. The STKFUL or STKUNF bits are cleared by the user software or a Power-on Reset.

6.1.4 FAST REGISTER STACK

A Fast Register Stack is provided for the STATUS, WREG and BSR registers to provide a "fast return" option for interrupts. This stack is only one level deep and is neither readable nor writable. It is loaded with the current value of the corresponding register when the processor vectors for an interrupt. All interrupt sources will push values into the Stack registers. The values in the registers are then loaded back into the working registers if the RETFIE, FAST instruction is used to return from the interrupt.

If both low and high-priority interrupts are enabled, the Stack registers cannot be used reliably to return from low-priority interrupts. If a high-priority interrupt occurs while servicing a low-priority interrupt, the Stack register values stored by the low-priority interrupt will be overwritten. In these cases, users must save the key registers in software during a low-priority interrupt.

If interrupt priority is not used, all interrupts may use the Fast Register Stack for returns from interrupt. If no interrupts are used, the Fast Register Stack can be used to restore the STATUS, WREG and BSR registers at the end of a subroutine call. To use the Fast Register Stack for a subroutine call, a CALL label, FAST instruction must be executed to save the STATUS, WREG and BSR registers to the Fast Register Stack. A RETURN, FAST instruction is then executed to restore these registers from the Fast Register Stack.

Example 6-1 shows a source code example that uses the Fast Register Stack during a subroutine call and return.

EXAMPLE 6-1: FAST REGISTER STACK CODE EXAMPLE

CALL SUB1, FAST • •	;STATUS, WREG, BSR ;SAVED IN FAST REGISTER ;STACK
SUB1 •	
RETURN FAST	;RESTORE VALUES SAVED ;IN FAST REGISTER STACK

6.1.5 LOOK-UP TABLES IN PROGRAM MEMORY

There may be programming situations that require the creation of data structures, or look-up tables, in program memory. For PIC18 devices, look-up tables can be implemented in two ways:

- Computed GOTO
- Table Reads

6.1.5.1 Computed GOTO

A computed GOTO is accomplished by adding an offset to the Program Counter. An example is shown in Example 6-2.

A look-up table can be formed with an ADDWF PCL instruction and a group of RETLW nn instructions. The W register is loaded with an offset into the table before executing a call to that table. The first instruction of the called routine is the ADDWF PCL instruction. The next instruction executed will be one of the RETLW nn instructions that returns the value, 'nn', to the calling function.

The offset value (in WREG) specifies the number of bytes that the Program Counter should advance and should be multiples of two (LSb = 0).

In this method, only one data byte may be stored in each instruction location and room on the return address stack is required.

EXAMPLE 6-2: COMPUTED GOTO USING AN OFFSET VALUE

	MOVF	OFFSET, W
	CALL	TABLE
ORG	nn00h	
TABLE	ADDWF	PCL
	RETLW	nnh
	RETLW	nnh
	RETLW	nnh

6.1.5.2 Table Reads

A better method of storing data in program memory allows two bytes of data to be stored in each instruction location.

Look-up table data may be stored two bytes per program word while programming. The Table Pointer (TBLPTR) specifies the byte address and the Table Latch (TABLAT) contains the data that is read from the program memory. Data is transferred from program memory one byte at a time.

The table read operation is discussed further in **Section 7.1 "Table Reads and Table Writes**".

6.2 PIC18 Instruction Cycle

6.2.1 CLOCKING SCHEME

The microcontroller clock input, whether from an internal or external source, is internally divided by four to generate four non-overlapping quadrature clocks (Q1, Q2, Q3 and Q4). Internally, the Program Counter is incremented on every Q1, with the instruction fetched from the program memory and latched into the Instruction Register (IR) during Q4.

The instruction is decoded and executed during the following Q1 through Q4. The clocks and instruction execution flow are shown in Figure 6-4.

6.2.2 INSTRUCTION FLOW/PIPELINING

An "Instruction Cycle" consists of four Q cycles, Q1 through Q4. The instruction fetch and execute are pipelined in such a manner that a fetch takes one instruction cycle, while the decode and execute take another instruction cycle. However, due to the pipelining, each instruction effectively executes in one cycle. If an instruction (such as GOTO) causes the Program Counter to change, two cycles are required to complete the instruction. (See Example 6-3.)

A fetch cycle begins with the Program Counter (PC) incrementing in Q1.

In the execution cycle, the fetched instruction is latched into the Instruction Register (IR) in cycle, Q1. This instruction is then decoded and executed during the Q2, Q3 and Q4 cycles. Data memory is read during Q2 (operand read) and written during Q4 (destination write).



FIGURE 6-4: CLOCK/INSTRUCTION CYCLE

EXAMPLE 6-3: INSTRUCTION PIPELINE FLOW

r	Гсү0	TCY1	TCY2	TCY3	TCY4	TCY5
1. MOVLW 55h Fe	etch 1	Execute 1			•	
2. MOVWF PORTB		Fetch 2	Execute 2		_	
3. BRA SUB_1			Fetch 3	Execute 3		
4. BSF PORTA, BIT3 (Force	ed NOP)			Fetch 4	Flush (NOP)	
5. Instruction @ address SUB_1					Fetch SUB_1	Execute SUB_1

All instructions are single cycle, except for any program branches. These take two cycles since the fetch instruction is "flushed" from the pipeline while the new instruction is being fetched and then executed.

6.2.3 INSTRUCTIONS IN PROGRAM MEMORY

The program memory is addressed in bytes. Instructions are stored as two or four bytes in program memory. The Least Significant Byte (LSB) of an instruction word is always stored in a program memory location with an even address (LSB = 0). To maintain alignment with instruction boundaries, the PC increments in steps of two and the LSB will always read '0' (see Section 6.1.2 "Program Counter").

Figure 6-5 shows an example of how instruction words are stored in the program memory.

The CALL and GOTO instructions have the absolute program memory address embedded into the instruction. Since instructions are always stored on word boundaries, the data contained in the instruction is a word address. The word address is written to PC<20:1> which accesses the desired byte address in program memory. Instruction #2 in Figure 6-5 shows how the instruction, GOTO 0006h, is encoded in the program memory. Program branch instructions, which encode a relative address offset, operate in the same manner. The offset value stored in a branch instruction represents the number of single-word instructions that the PC will be offset by. For more details on the instruction set, see Section 29.0 "Instruction Set Summary".

			LSB = 1	LSB = 0	Word Address
	Program M	1emorv			000000h
	Byte Locat	-			000002h
		-			000004h
					000006h
Instruction 1:	MOVLW	055h	0Fh	55h	000008h
Instruction 2:	GOTO	0006h	EFh	03h	00000Ah
		-	F0h	00h	00000Ch
Instruction 3:	MOVFF	123h, 456h	C1h	23h	00000Eh
		-	F4h	56h	000010h
		-			000012h
					000014h

6.2.4 **TWO-WORD INSTRUCTIONS**

The standard PIC18 instruction set has four, two-word instructions: CALL, MOVFF, GOTO and LSFR. In all cases, the second word of the instructions always has '1111' as its four Most Significant bits (MSbs). The other 12 bits are literal data, usually a data memory address.

The use of '1111' in the 4 MSbs of an instruction specifies a special form of NOP. If the instruction is executed in proper sequence, immediately after the first word, the data in the second word is accessed and

used by the instruction sequence. If the first word is skipped for some reason and the second word is executed by itself, a NOP is executed instead. This is necessary for cases when the two-word instruction is preceded by a conditional instruction that changes the PC. Example 6-4 shows how this works.

Note: For information on two-word instructions in the extended instruction set, see Section 6.5 "Program Memory and the **Extended Instruction Set**".

CASE 1:					
Object Code	Source Code				
0110 0110 0000 0000	TSTFSZ REG1 ; is RAM location 0?				
1100 0001 0010 0011	MOVFF REG1, REG2 ; No, skip this word				
1111 0100 0101 0110	; Execute this word as a NOP				
0010 0100 0000 0000	ADDWF REG3 ; continue code				
CASE 2:					
Object Code	Source Code				
0110 0110 0000 0000	TSTFSZ REG1 ; is RAM location 0?				
1100 0001 0010 0011	MOVFF REG1, REG2 ; Yes, execute this word				
1111 0100 0101 0110	; 2nd word of instruction				
0010 0100 0000 0000	ADDWF REG3 ; continue code				

© 2010-2012 Microchip Technology Inc.

6.3 Data Memory Organization

Note:	The operation of some aspects of data
	memory are changed when the PIC18
	extended instruction set is enabled. See
	Section 6.6 "Data Memory and the
	Extended Instruction Set" for more
	information.

The data memory in PIC18 devices is implemented as static RAM. Each register in the data memory has a 12-bit address, allowing up to 4,096 bytes of data memory. The memory space is divided into 16 banks that contain 256 bytes each.

Figure 6-6 and Figure 6-7 show the data memory organization for the devices.

The data memory contains Special Function Registers (SFRs) and General Purpose Registers (GPRs). The SFRs are used for control and status of the controller and peripheral functions, while GPRs are used for data storage and scratchpad operations in the user's application. Any read of an unimplemented location will read as '0's.

The instruction set and architecture allow operations across all banks. The entire data memory may be accessed by Direct, Indirect or Indexed Addressing modes. Addressing modes are discussed later in this section.

To ensure that commonly used registers (select SFRs and select GPRs) can be accessed in a single cycle, PIC18 devices implement an Access Bank. This is a 256-byte memory space that provides fast access to select SFRs and the lower portion of GPR Bank 0 without using the Bank Select Register. For details on the Access RAM, see **Section 6.3.2 "Access Bank**".

6.3.1 BANK SELECT REGISTER

Large areas of data memory require an efficient addressing scheme to make rapid access to any address possible. Ideally, this means that an entire address does not need to be provided for each read or write operation. For PIC18 devices, this is accomplished with a RAM banking scheme. This divides the memory space into 16 contiguous banks of 256 bytes. Depending on the instruction, each location can be addressed directly by its full 12-bit address, or an eight-bit, low-order address and a four-bit Bank Pointer.

Most instructions in the PIC18 instruction set make use of the Bank Pointer, known as the Bank Select Register (BSR). This SFR holds the four Most Significant bits of a location's address. The instruction itself includes the eight Least Significant bits. Only the four lower bits of the BSR are implemented (BSR<3:0>). The upper four bits are unused and always read as '0', and cannot be written to. The BSR can be loaded directly by using the MOVLB instruction.

The value of the BSR indicates the bank in data memory. The eight bits in the instruction show the location in the bank and can be thought of as an offset from the bank's lower boundary. The relationship between the BSR's value and the bank division in data memory is shown in Figure 6-7.

Since up to 16 registers may share the same low-order address, the user must always be careful to ensure that the proper bank is selected before performing a data read or write. For example, writing what should be program data to an eight-bit address of F9h while the BSR is 0Fh, will end up resetting the Program Counter.

While any bank can be selected, only those banks that are actually implemented can be read or written to. Writes to unimplemented banks are ignored, while reads from unimplemented banks will return '0's. Even so, the STATUS register will still be affected as if the operation was successful. The data memory map in Figure 6-6 indicates which banks are implemented.

In the core PIC18 instruction set, only the MOVFF instruction fully specifies the 12-bit address of the source and target registers. When this instruction executes, it ignores the BSR completely. All other instructions include only the low-order address as an operand and must use either the BSR or the Access Bank to locate their target registers.




FIGURE 6-7: USE OF THE BANK SELECT REGISTER (DIRECT ADDRESSING)

6.3.2 ACCESS BANK

While the use of the BSR, with an embedded 8-bit address, allows users to address the entire range of data memory, it also means that the user must ensure that the correct bank is selected. If not, data may be read from, or written to, the wrong location. This can be disastrous if a GPR is the intended target of an operation, but an SFR is written to instead. Verifying and/or changing the BSR for each read or write to data memory can become very inefficient.

To streamline access for the most commonly used data memory locations, the data memory is configured with an Access Bank, which allows users to access a mapped block of memory without specifying a BSR. The Access Bank consists of the first 96 bytes of memory (00h-5Fh) in Bank 0 and the last 160 bytes of memory (60h-FFh) in Bank 15. The lower half is known as the "Access RAM" and is composed of GPRs. The upper half is where the device's SFRs are mapped. These two areas are mapped contiguously in the Access Bank and can be addressed in a linear fashion by an eight-bit address (Figure 6-6).

The Access Bank is used by core PIC18 instructions that include the Access RAM bit (the 'a' parameter in the instruction). When 'a' is equal to '1', the instruction uses the BSR and the 8-bit address included in the opcode for the data memory address. When 'a' is '0', however, the instruction is forced to use the Access Bank address map. In that case, the current value of the BSR is ignored entirely.

Using this "forced" addressing allows the instruction to operate on a data address in a single cycle without updating the BSR first. For 8-bit addresses of 60h and above, this means that users can evaluate and operate on SFRs more efficiently. The Access RAM below 60h is a good place for data values that the user might need to access rapidly, such as immediate computational results or common program variables.

Access RAM also allows for faster and more code efficient context saving and switching of variables.

The mapping of the Access Bank is slightly different when the extended instruction set is enabled (XINST Configuration bit = 1). This is discussed in more detail in Section 6.6.3 "Mapping the Access Bank in Indexed Literal Offset Mode".

6.3.3 GENERAL PURPOSE REGISTER FILE

PIC18 devices may have banked memory in the GPR area. This is data RAM which is available for use by all instructions. GPRs start at the bottom of Bank 0 (address 000h) and grow upwards towards the bottom of the SFR area. GPRs are not initialized by a Power-on Reset and are unchanged on all other Resets.

6.3.4 SPECIAL FUNCTION REGISTERS

The Special Function Registers (SFRs) are registers used by the CPU and peripheral modules for controlling the desired operation of the device. These registers are implemented as static RAM. SFRs start at the top of data memory (FFFh) and extend downward to occupy all of Bank 15 (F00h to FFFh) and the top part of Bank 14 (EF4h to EFFh).

A list of these registers is given in Table 6-1 and Table 6-2.

The SFRs can be classified into two sets: those associated with the "core" device functionality (ALU, Resets and interrupts) and those related to the peripheral functions. The Reset and Interrupt registers are described in their respective chapters, while the ALU's STATUS register is described later in this section. Registers related to the operation of the peripheral features are described in the chapter for that peripheral.

The SFRs are typically distributed among the peripherals whose functions they control. Unused SFR locations are unimplemented and read as '0's.

TABLE 6-1:SPECIAL FUNCTION REGISTER MAP FOR PIC18F66K80 FAMILY

Addr.	Name	Addr.	Name	Addr.	Name	Addr.	Name	Addr.	Name	Addr.	Name
FFFh	TOSU	FDFh	INDF2 ⁽¹⁾	FBFh	ECCP1AS	F9Fh	IPR1	F7Fh	EECON1	F5Fh	CM1CON ⁽⁵⁾
FFEh	TOSH	FDEh	POSTINC2 ⁽¹⁾	FBEh	ECCP1DEL	F9Eh	PIR1	F7Eh	EECON2	F5Eh	CM2CON ⁽⁵⁾
FFDh	TOSL	FDDh	POSTDEC2 ⁽¹⁾	FBDh	CCPR1H	F9Dh	PIE1	F7Dh	SPBRGH1	F5Dh	ANCON0 ⁽⁵⁾
FFCh	STKPTR	FDCh	PREINC2 ⁽¹⁾	FBCh	CCPR1L	F9Ch	PSTR1CON	F7Ch	SPBRGH2	F5Ch	ANCON1 ⁽⁵⁾
FFBh	PCLATU	FDBh	PLUSW2 ⁽¹⁾	FBBh	CCP1CON	F9Bh	OSCTUNE	F7Bh	SPBRG2	F5Bh	WPUB ⁽⁵⁾
FFAh	PCLATH	FDAh	FSR2H	FBAh	TXSTA2	F9Ah	REFOCON	F7Ah	RCREG2	F5Ah	IOCB ⁽⁵⁾
FF9h	PCL	FD9h	FSR2L	FB9h	BAUDCON2	F99h	CCPTMRS	F79h	TXREG2	F59h	PMD0 ⁽⁵⁾
FF8h	TBLPTRU	FD8h	STATUS	FB8h	IPR4	F98h	TRISG ⁽³⁾	F78h	IPR5	F58h	PMD1 ⁽⁵⁾
FF7h	TBLPTRH	FD7h	TMR0H	FB7h	PIR4	F97h	TRISF ⁽³⁾	F77h	PIR5	F57h	PMD2 ⁽⁵⁾
FF6h	TBLPTRL	FD6h	TMR0L	FB6h	PIE4	F96h	TRISE ⁽⁴⁾	F76h	PIE5	F56h	PADCFG1 ⁽⁵⁾
FF5h	TABLAT	FD5h	T0CON	FB5h	CVRCON	F95h	TRISD ⁽⁴⁾	F75h	EEADRH	F55h	CTMUCONH ⁽⁵⁾
FF4h	PRODH	FD4h	(<u>2</u>)	FB4h	CMSTAT	F94h	TRISC	F74h	EEADR	F54h	CTMUCONL ⁽⁵⁾
FF3h	PRODL	FD3h	OSCCON	FB3h	TMR3H	F93h	TRISB	F73h	EEDATA	F53h	CTMUICONH ⁽⁵⁾
FF2h	INTCON	FD2h	OSCCON2	FB2h	TMR3L	F92h	TRISA	F72h	ECANCON	F52h	CCPR2H ⁽⁵⁾
FF1h	INTCON2	FD1h	WDTCON	FB1h	T3CON	F91h	ODCON	F71h	COMSTAT	F51h	CCPR2L ⁽⁵⁾
FF0h	INTCON3	FD0h	RCON	FB0h	T3GCON	F90h	SLRCON	F70h	CIOCON	F50h	CCP2CON ^(4,5)
FEFh	INDF0 ⁽¹⁾	FCFh	TMR1H	FAFh	SPBRG1	F8Fh	LATG ⁽³⁾	F6Fh	CANCON	F4Fh	CCPR3H ^(4,5)
FEEh	POSTINC0 ⁽¹⁾	FCEh	TMR1L	FAEh	RCREG1	F8Eh	LATF ⁽³⁾	F6Eh	CANSTAT	F4Eh	CCPR3L ^(4,5)
FEDh	POSTDEC0 ⁽¹⁾	FCDh	T1CON	FADh	TXREG1	F8Dh	LATE ⁽⁴⁾	F6Dh	RXB0D7	F4Dh	CCP3CON ⁽⁵⁾
FECh	PREINC0 ⁽¹⁾	FCCh	TMR2	FACh	TXSTA1	F8Ch	LATD ⁽⁴⁾	F6Ch	RXB0D6	F4Ch	CCPR4H ⁽⁵⁾
FEBh	PLUSW0 ⁽¹⁾	FCBh	PR2	FABh	RCSTA1	F8Bh	LATC	F6Bh	RXB0D5	F4Bh	CCPR4L ⁽⁵⁾
FEAh	FSR0H	FCAh	T2CON	FAAh	T1GCON	F8Ah	LATB	F6Ah	RXB0D4	F4Ah	CCP4CON ⁽⁵⁾
FE9h	FSR0L	FC9h	SSPBUF	FA9h	PR4	F89h	LATA	F69h	RXB0D3	F49h	CCPR5H ⁽⁵⁾
FE8h	WREG	FC8h	SSPADD	FA8h	HLVDCON	F88h	T4CON	F68h	RXB0D2	F48h	CCPR5L ⁽⁵⁾
FE7h	INDF1 ⁽¹⁾	FC8h	SSPMSK	FA7h	BAUDCON1	F87h	TMR4	F67h	RXB0D1	F47h	CCP5CON ⁽⁵⁾
FE6h	POSTINC1 ⁽¹⁾	FC7h	SSPSTAT	FA6h	RCSTA2	F86h	PORTG ⁽³⁾	F66h	RXB0D0	F46h	PSPCON ^(4,5)
FE5h	POSTDEC1 ⁽¹⁾	FC6h	SSPCON1	FA5h	IPR3	F85h	PORTF ⁽³⁾	F65h	RXB0DLC	F45h	MDCON ^(3,5)
FE4h	PREINC1 ⁽¹⁾	FC5h	SSPCON2	FA4h	PIR3	F84h	PORTE	F64h	RXB0EIDL	F44h	MDSRC ^(3,5)
FE3h	PLUSW1 ⁽¹⁾	FC4h	ADRESH	FA3h	PIE3	F83h	PORTD ⁽⁴⁾	F63h	RXB0EIDH	F43h	MDCARH ^(3,5)
FE2h	FSR1H	FC3h	ADRESL	FA2h	IPR2	F82h	PORTC	F62h	RXB0SIDL	F42h	MDCARL ^(3,5)
FE1h	FSR1L	FC2h	ADCON0	FA1h	PIR2	F81h	PORTB	F61h	RXB0SIDH	F41h	(2)
FE0h	BSR	FC1h	ADCON1	FA0h	PIE2	F80h	PORTA	F60h	RXB0CON	F40h	(2)
_		FC0h	ADCON2			-		-			

Note 1: This is not a physical register.

2: Unimplemented registers are read as '0'.

3: This register is only available on devices with 64 pins.

4: This register is not available on devices with 28 pins.

5: Addresses, E41h through F5Fh, are also used by the SFRs, but are not part of the Access RAM. To access these registers, users must always load the proper BSR value.

Addr.	Name	Addr.	Name	Addr.	Name	Addr.	Name	Addr.	Name	Addr.	Name
F3Fh	CANCON_RO0 ⁽⁵⁾	F0Fh	CANCON_RO3 ⁽⁵⁾	EDFh	CANCON_RO4 ⁽⁵⁾	EAFh	CANCON_RO7 ⁽⁵⁾	E7Fh	TXBIE ⁽⁵⁾	E4Fh	RXF7EIDL ⁽⁵⁾
F3Eh	CANSTAT_RO0 ⁽⁵⁾	F0Eh	CANSTAT_RO3 ⁽⁵⁾	EDEh	CANSTAT_RO4 ⁽⁵⁾	EAEh	CANSTAT_R07 ⁽⁵⁾	E7Eh	BIE0 ⁽⁵⁾	E4Eh	RXF7EIDH ⁽⁵⁾
F3Dh	RXB1D7 ⁽⁵⁾	F0Dh	TXB2D7 ⁽⁵⁾	EDDh	B5D7 ⁽⁵⁾	EADh	B2D7 ⁽⁵⁾	E7Dh	BSEL0 ⁽⁵⁾	E4Dh	RXF7SIDL ⁽⁵⁾
F3Ch	RXB1D6 ⁽⁵⁾	F0Ch	TXB2D6 ⁽⁵⁾	EDCh	B5D6 ⁽⁵⁾	EACh	B2D6 ⁽⁵⁾	E7Ch	MSEL3 ⁽⁵⁾	E4Ch	RXF7SIDH ⁽⁵⁾
F3Bh	RXB1D5 ⁽⁵⁾	F0Bh	TXB2D5 ⁽⁵⁾	EDBh	B5D5 ⁽⁵⁾	EABh	B2D5 ⁽⁵⁾	E7Bh	MSEL2 ⁽⁵⁾	E4Bh	RXF6EIDL ⁽⁵⁾
F3Ah	RXB1D4 ⁽⁵⁾	F0Ah	TXB2D4 ⁽⁵⁾	EDAh	B5D4 ⁽⁵⁾	EAAh	B2D4 ⁽⁵⁾	E7Ah	MSEL1 ⁽⁵⁾	E4Ah	RXF6EIDH ⁽⁵⁾
F39h	RXB1D3 ⁽⁵⁾	F09h	TXB2D3 ⁽⁵⁾	ED9h	B5D3 ⁽⁵⁾	EA9h	B2D3 ⁽⁵⁾	E79h	MSEL0 ⁽⁵⁾	E49h	RXF6SIDL ⁽⁵⁾
F38h	RXB1D2 ⁽⁵⁾	F08h	TXB2D2 ⁽⁵⁾	ED8h	B5D2 ⁽⁵⁾	EA8h	B2D2 ⁽⁵⁾		RXFBCON7 ⁽⁵⁾	E48h	RXF6SIDH ⁽⁵⁾
F37h	RXB1D1 ⁽⁵⁾	F07h	TXB2D1 ⁽⁵⁾	ED7h	B5D1 ⁽⁵⁾	EA7h	B2D1 ⁽⁵⁾		RXFBCON6 ⁽⁵⁾	E47h	RXFCON1 ⁽⁵⁾
F36h	RXB1D0 ⁽⁵⁾	F06h		ED6h	B5D0 ⁽⁵⁾	EA6h	B2D0 ⁽⁵⁾		RXFBCON5 ⁽⁵⁾	E46h	RXFCON0 ⁽⁵⁾
F35h	RXB1DLC ⁽⁵⁾	F05h	TXB2DLC ⁽⁵⁾	ED5h	B5DLC ⁽⁵⁾	EA5h	B2DLC ⁽⁵⁾		RXFBCON4 ⁽⁵⁾	E45h	BRGCON3 ⁽⁵⁾
F34h	RXB1EIDL ⁽⁵⁾	F04h	TXB2EIDL ⁽⁵⁾	ED4h	B5EIDL ⁽⁵⁾	EA4h	B2EIDL ⁽⁵⁾		RXFBCON3 ⁽⁵⁾	E44h	BRGCON2 ⁽⁵⁾
F33h	RXB1EIDH ⁽⁵⁾	F03h	TXB2EIDH ⁽⁵⁾	ED3h	B5EIDH ⁽⁵⁾	EA3h	B2EIDH ⁽⁵⁾		RXFBCON2 ⁽⁵⁾	E43h	BRGCON1 ⁽⁵⁾
F32h	RXB1SIDL ⁽⁵⁾	F02h	TXB2SIDL ⁽⁵⁾	ED2h	B5SIDL ⁽⁵⁾	EA2h	B2SIDL ⁽⁵⁾		RXFBCON1 ⁽⁵⁾	E42h	TXERRCNT ⁽⁵⁾
F31h	RXB1SIDH ⁽⁵⁾	F01h	TXB2SIDH ⁽⁵⁾	ED1h	B5SIDH ⁽⁵⁾	EA1h	B2SIDH ⁽⁵⁾	E71h	RXFBCON0 ⁽⁵⁾	E41h	RXERRCNT ⁽⁵⁾
F30h	RXB1CON ⁽⁵⁾	F00h	TXB2CON ⁽⁵⁾	ED0h	B5CON ⁽⁵⁾	EA0h	B2CON ⁽⁵⁾	E70h			
F30h	RXB1CON ⁽⁵⁾	EFFh		ECFh	_		CANCON_RO8 ⁽⁵⁾		RXF15EIDL ⁽⁵⁾		
	CANCON_RO1 ⁽⁵⁾	EFEh		ECEh	-	E9Eh	CANSTAT_RO8 ⁽⁵⁾		RXF15EIDH ⁽⁵⁾		
F2Eh	CANSTAT_RO1 ⁽⁵⁾	EFDh		ECDh	B4D7 ⁽⁵⁾	E9Dh	B1D7 ⁽⁵⁾		RXF15SIDL ⁽⁵⁾		
F2Dh	TXB0D7 ⁽⁵⁾	EFCh		ECCh	B4D6 ⁽⁵⁾	E9Ch	B1D6 ⁽⁵⁾		RXF15SIDH ⁽⁵⁾		
F2Ch	TXB0D6 ⁽⁵⁾	EFBh		ECBh	B4D5 ⁽⁵⁾	E9Bh	B1D5 ⁽⁵⁾		RXF14EIDL ⁽⁵⁾		
F2Bh	TXB0D5 ⁽⁵⁾	EFAh		ECAh	B4D4 ⁽⁵⁾	E9Ah	B1D4 ⁽⁵⁾		RXF14EIDH ⁽⁵⁾		
F2Ah	TXB0D4 ⁽⁵⁾	EF9h		EC9h	B4D3 ⁽⁵⁾	E99h	B1D3 ⁽⁵⁾		RXF14SIDL ⁽⁵⁾		
F29h	TXB0D3 ⁽⁵⁾	EF8h	RXM0SIDH ⁽⁵⁾	EC8h	B4D2 ⁽⁵⁾	E98h	B1D2 ⁽⁵⁾		RXF14SIDH ⁽⁵⁾		
F28h	TXB0D2 ⁽⁵⁾	EF7h	RXF5EIDL ⁽⁵⁾	EC7h	B4D1 ⁽⁵⁾	E97h	B1D1 ⁽⁵⁾		RXF13EIDL ⁽⁵⁾		
F27h	TXB0D1 ⁽⁵⁾	EF6h	RXF5EIDH ⁽⁵⁾	EC6h	B4D0 ⁽⁵⁾	E96h	B1D0 ⁽⁵⁾		RXF13EIDH ⁽⁵⁾		
F26h	TXB0D0 ⁽⁵⁾	EF5h	RXF5SIDL ⁽⁵⁾	EC5h	B4DLC ⁽⁵⁾	E95h	B1DLC ⁽⁵⁾		RXF13SIDL ⁽⁵⁾		
F25h	TXB0DLC ⁽⁵⁾	EF4h		EC4h	B4EIDL ⁽⁵⁾	E94h	B1EIDL ⁽⁵⁾		RXF13SIDH ⁽⁵⁾		
F24h	TXB0EIDL ⁽⁵⁾	EF3h		EC3h	B4EIDH ⁽⁵⁾	E93h	B1EIDH ⁽⁵⁾		RXF12EIDL ⁽⁵⁾		
F23h	TXB0EIDH ⁽⁵⁾	EF2h		EC2h	B4SIDL ⁽⁵⁾	E92h	B1SIDL ⁽⁵⁾		RXF12EIDH ⁽⁵⁾		
F22h	TXB0SIDL ⁽⁵⁾	EF1h		EC1h	B4SIDH ⁽⁵⁾	E91h	B1SIDH ⁽⁵⁾		RXF12SIDL ⁽⁵⁾		
F21h	TXB0SIDH ⁽⁵⁾	EF0h		EC0h	B4CON ⁽⁵⁾	E90h	B1CON ⁽⁵⁾		RXF12SIDH ⁽⁵⁾		
F20h	TXB0CON ⁽⁵⁾	EEFh		EBFh	_	E90h			RXF11EIDL ⁽⁵⁾		
	CANCON_RO2 ⁽⁵⁾	EEEh			CANSTAT_RO6 ⁽⁵⁾		CANCON_RO9 ⁽⁵⁾		RXF11EIDH ⁽⁵⁾		
	CANSTAT_RO2 ⁽⁵⁾	EEDh	RXF3SIDL ⁽⁵⁾	EBDh	B3D7 ⁽⁵⁾		CANSTAT_RO9 ⁽⁵⁾		RXF11SIDL ⁽⁵⁾		
F1Dh	TXB1D7 ⁽⁵⁾	EECh	RXF3SIDH ⁽⁵⁾	EBCh	B3D6 ⁽⁵⁾	E8Dh	B0D7 ⁽⁵⁾		RXF11SIDH ⁽⁵⁾		
F1Ch	TXB1D6 ⁽⁵⁾	EEBh		EBBh	B3D5 ⁽⁵⁾	E8Ch	B0D6 ⁽⁵⁾		RXF10EIDL ⁽⁵⁾		
F1Bh	TXB1D5 ⁽⁵⁾	EEAh		EBAh	B3D4 ⁽⁵⁾	E8Bh			RXF10EIDH ⁽⁵⁾		
F1Ah	TXB1D4 ⁽⁵⁾	EE9h		EB9h	B3D3 ⁽⁵⁾	E8Ah	B0D4 ⁽⁵⁾		RXF10SIDL ⁽⁵⁾		
F19h	TXB1D3 ⁽⁵⁾	EE8h		EB8h	B3D2 ⁽⁵⁾	E89h	B0D3 ⁽⁵⁾		RXF10SIDH ⁽⁵⁾		
F18h	TXB1D2 ⁽⁵⁾	EE7h		EB7h	B3D1 ⁽⁵⁾	E88h	B0D2 ⁽⁵⁾		RXF9EIDL ⁽⁵⁾		
F17h	TXB1D1 ⁽⁵⁾	EE6h		EB6h	B3D0 ⁽⁵⁾	E87h	B0D1 ⁽⁵⁾		RXF9EIDH ⁽⁵⁾		
F16h	TXB1D0 ⁽⁵⁾	EE5h		EB5h	B3DLC ⁽⁵⁾	E86h	B0D0 ⁽⁵⁾	E55h			
F15h	TXB1DLC ⁽⁵⁾	EE4h		EB4h	B3EIDL ⁽⁵⁾	E85h	BODLC ⁽⁵⁾		RXF9SIDH ⁽⁵⁾		
F14h	TXB1EIDL ⁽⁵⁾	EE3h		EB3h	B3EIDH ⁽⁵⁾	E84h			RXF8EIDL ⁽⁵⁾		
F13h	TXB1EIDH ⁽⁵⁾	EE2h		EB2h	B3SIDL ⁽⁵⁾	E83h	BOEIDH ⁽⁵⁾		RXF8EIDH ⁽⁵⁾		
F12h	TXB1SIDL ⁽⁵⁾	EE1h		EB1h	B3SIDH ⁽⁵⁾	E82h	BOSIDL ⁽⁵⁾		RXF8SIDL ⁽⁵⁾		
F11h	TXB1SIDH ⁽⁵⁾	EE0h	RXF0SIDH ⁽⁵⁾	EB0h	B3CON ⁽⁵⁾	E81h		E50h	RXF8SIDH ⁽⁵⁾		
F10h	TXB1CON ⁽⁵⁾					E80h	B0CON ⁽⁵⁾				

TABLE 6-1: SPECIAL FUNCTION REGISTER MAP FOR PIC18F66K80 FAMILY (CONTINUED)

Note 1:

2:

This is not a physical register. Unimplemented registers are read as '0'. This register is only available on devices with 64 pins. 3:

4: This register is not available on devices with 28 pins.

Addresses, E41h through F5Fh, are also used by the SFRs, but are not part of the Access RAM. To access these registers, users must 5: always load the proper BSR value.

Addr.	File Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR on page	
FFFh	TOSU	_	_	—	Top-of-Stack	Upper Byte (T	OS<20:16>)			88	
FFEh	TOSH	Top-of-Stack	High Byte (TO	S<15:8>)						88	
FFDh	TOSL	Top-of-Stack	Low Byte (TO	S<7:0>)						88	
FFCh	STKPTR	STKFUL	STKUNF	_	SP4	SP3	SP2	SP1	SP0	88	
FFBh	PCLATU	—	_	Bit 21	Holding Regi	ster for PC<20):16>	•	•	88	
FFAh	PCLATH	Holding Regi	ster for PC<15	5:8>						88	
FF9h	PCL	PC Low Byte	(PC<7:0>)							88	
FF8h	TBLPTRU	—	—	Bit 21	Program Mer	nory Table Poi	inter Upper By	/te (TBLPTR<	20:16>)	88	
FF7h	TBLPTRH	Program Mer	nory Table Poi	inter High Byte	(TBLPTR<15	:8>)				88	
FF6h	TBLPTRL	Program Mer	nory Table Poi	inter Low Byte	(TBLPTR<7:0	>)				88	
FF5h	TABLAT	Program Mer	nory Table Lat	ch						88	
FF4h	PRODH	Product Regi	uct Register High Byte								
FF3h	PRODL	Product Regi	ster Low Byte							88	
FF2h	INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INTOIE	RBIE	TMR0IF	INT0IF	RBIF	88	
FF1h	INTCON2	RBPU	INTEDG0	INTEDG1	INTEDG2	INTEDG3	TMR0IP	INT3IP	RBIP	88	
FF0h	INTCON3	INT2IP	INT1IP	INT3IE	INT2IE	INT1IE	INT3IF	INT2IF	INT1IF	88	
FEFh	INDF0	Uses content	s of FSR0 to a	address data m	emory - value	of FSR0 not	changed (not	a physical regi	ster)	88	
FEEh	POSTINC0	Uses content	s of FSR0 to a	address data m	emory – value	of FSR0 post	t-incremented	(not a physica	I register)	88	
FEDh	POSTDEC0	Uses content	s of FSR0 to a	address data m	emory – value	of FSR0 post	t-decremented	(not a physic	al register)	88	
FECh	PREINC0	Uses content	s of FSR0 to a	address data m	emory – value	of FSR0 pre-	incremented (not a physical	register)	88	
FEBh	PLUSW0	Uses content value of FSR		address data m	emory – value	e of FSR0 pre-	incremented (not a physical	register) –	88	
FEAh	FSR0H	_	_	_	_	Indirect Data	Memory Addr	ess Pointer 0	High Byte	88	
FE9h	FSR0L	Indirect Data	Memory Addr	ess Pointer 0 L	ow Byte					88	
FE8h	WREG	Working Reg	ister							88	
FE7h	INDF1	Uses content	s of FSR1 to a	address data m	emory – value	of FSR1 not	changed (not	a physical regi	ster)	88	
FE6h	POSTINC1	Uses content	s of FSR1 to a	address data m	emory – value	of FSR1 post	t-incremented	(not a physica	I register)	88	
FE5h	POSTDEC1	Uses content	s of FSR1 to a	address data m	emory – value	of FSR1 post	t-decremented	(not a physic	al register)	88	
FE4h	PREINC1	Uses content	s of FSR1 to a	address data m	emory – value	of FSR1 pre-	incremented (not a physical	register)	88	
FE3h	PLUSW1	Uses content value of FSR		address data m	emory – value	of FSR1 pre-	incremented (not a physical	register) –	88	
FE2h	FSR1H	_	_	—	_	Indirect Data	Memory Addr	ess Pointer 1	High Byte	88	
FE1h	FSR1L	Indirect Data	Memory Addr	ess Pointer 1 L	ow Byte					88	
FE0h	BSR	_	_	_	_	Bank Select I	Register			88	
FDFh	INDF2	Uses content	s of FSR2 to a	address data m	iemory – value	e of FSR2 not of	changed (not	a physical regi	ster)	88	
FDEh	POSTINC2	Uses content	s of FSR2 to a	address data m	emory – value	of FSR2 post	t-incremented	(not a physica	ll register)	89	
FDDh	POSTDEC2	Uses content	s of FSR2 to a	address data m	emory – value	of FSR2 post	t-decremented	(not a physic	al register)	89	
FDCh	PREINC2	Uses content	s of FSR2 to a	address data m	iemory – value	of FSR2 pre-	incremented (not a physical	register)	89	
FDBh	PLUSW2	Uses content value of FSR		address data m	iemory – value	of FSR2 pre-	incremented (not a physical	register) –	89	
FDAh	FSR2H	_	—	_	_	Indirect Data	Memory Addr	ess Pointer 2	High Byte	89	
FD9h	FSR2L	Indirect Data	Memory Addr	ess Pointer 2 L	ow Byte					89	
FD8h	STATUS	_	_	_	N	OV	Z	DC	С	89	
FD7h	TMR0H	Timer0 Regis	ter High Byte		•		•		•	89	
FD6h	TMR0L	Timer0 Regis	ter Low Byte							89	
FD5h	T0CON	TMR0ON	T08BIT	TOCS	TOSE	PSA	T0PS2	T0PS1	T0PS0	89	
FD4h	Unimplemented									-	
FD3h	OSCCON	IDLEN	IRCF2	IRCF1	IRCF0	OSTS	HFIOFS	SCS1	SCS0	89	
FD2h	OSCCON2	_	SOSCRUN	—	SOSCDRV	SOSCGO	—	MFIOFS	MFIOSEL	89	
	WDTCON	REGSLP	_	ULPLVL	SRETEN	_	ULPEN	ULPSINK	SWDTEN	89	
FD1h							1				

TABLE 6-2:	PIC18F66K80 FAMILY REGISTER FILE SUMMARY

TABLE 6-2: PIC18F66K80 FAMILY REGISTER FILE SUMMARY (CONTINUE

Addr.	File Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR on page
FCFh	TMR1H	Timer1 Regis	ter High Byte							89
FCEh	TMR1L	Timer1 Regis	ter Low Bytes							89
FCDh	T1CON	TMR1CS1	TMR1CS0	T1CKPS1	T1CKPS0	SOSCEN	T1SYNC	RD16	TMR10N	89
FCCh	TMR2	Timer2 Regis	ter							89
FCBh	PR2	Timer2 Perio	d Register							89
FCAh	T2CON	_	T2OUTPS3	T2OUTPS2	T2OUTPS1	T2OUTPS0	TMR2ON	T2CKPS1	T2CKPS0	89
FC9h	SSPBUF	MSSP Receiv	ve Buffer/Tran	smit Register						89
FC8h	SSPADD	MSSP Addre	ss Register (I ²	C™ Slave Mo	de), MSSP Ba	ud Rate Reloa	d Register (I ²	C Master Mod	e)	89
FC8h	SSPMSK	MSK7	MSK6	MSK5	MSK4	MSK3	MSK2	MSK1	MSK0	89
FC7h	SSPSTAT	SMP	CKE	D/A	Р	S	R/W	UA	BF	89
FC6h	SSPCON1	WCOL	SSPOV	SSPEN	CKP	SSPM3	SSPM2	SSPM1	SSPM0	89
FC5h	SSPCON2	GCEN	ACKSTAT	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN	89
FC4h	ADRESH		egister High B							89
FC3h	ADRESL		egister Low By							89
FC2h	ADCON0		CHS4	CHS3	CHS2	CHS1	CHS0	GO/DONE	ADON	89
FC2h	ADCON0 ADCON1	- TRIGSEL1	TRIGSEL0	VCFG1	VCFG0	VNCFG	CHS0 CHSN2	CHSN1	CHSN0	89
FC0h	ADCON1 ADCON2	ADFM	TRIGGLLU	ACQT2	ACQT1	ACQTO	ADCS2	ADCS1	ADCS0	89
	ECCP1AS									
FBFh		ECCP1ASE P1RSEN	ECCP1AS2 P1DC6	ECCP1AS1 P1DC5	ECCP1AS0 P1DC4	PSS1AC1	PSS1AC0	PSS1BD1	PSS1BD0	89
FBEh	ECCP1DEL			egister 1 High E		P1DC3	P1DC2	P1DC1	P1DC0	89
FBDh	CCPR1H	+ '		0 0	,					89
FBCh	CCPR1L		-	egister 1 Low B		0001142	0001140	0001144	0001140	89
FBBh	CCP1CON	P1M1	P1M0	DC1B1	DC1B0	CCP1M3	CCP1M2	CCP1M1	CCP1M0	89
FBAh	TXSTA2	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	89
FB9h	BAUDCON2	ABDOVF	RCIDL	RXDTP	TXCKP	BRG16		WUE	ABDEN	89
FB8h	IPR4	TMR4IP	EEIP	CMP2IP	CMP1IP		CCP5IP	CCP4IP	CCP3IP	89
FB7h	PIR4	TMR4IF	EEIF	CMP2IF	CMP1IF		CCP5IF	CCP4IF	CCP3IF	89
FB6h	PIE4	TMR4IE	EEIE	CMP2IE	CMP1IE	-	CCP5IE	CCP4IE	CCP3IE	89
FB5h	CVRCON	CVREN	CVROE	CVRSS	CVR4	CVR3	CVR2	CVR1	CVR0	89
FB4h	CMSTAT	CMP2OUT	CMP10UT	_	_	_	_	_		89
FB3h	TMR3H	-	ter High Byte							89
FB2h	TMR3L	-	ster Low Bytes							89
FB1h	T3CON	TMR3CS1	TMR3CS0	T3CKPS1	T3CKPS0	SOSCEN	T3SYNC	RD16	TMR3ON	89
FB0h	T3GCON	TMR3GE	T3GPOL	T3GTM	T3GSPM	<u>T3GGO/</u> T3DONE	T3GVAL	T3GSS1	T3GSS0	89
FAFh	SPBRG1	EUSART1 Ba	aud Rate Gene	erator Register	Low Byte					89
FAEh	RCREG1	EUSART1 Re	eceive Registe	r						89
FADh	TXREG1	EUSART1 Tr	ansmit Registe	er						89
FACh	TXSTA1	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	89
FABh	RCSTA1	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	89
FAAh	T1GCON	TMR1GE	T1GPOL	T1GTM	T1GSPM	T1GGO/ T1DONE	T1GVAL	T1GSS1	T1GSS0	89
FA9h	PR4	Timer4 Perio	d Register							89
FA8h	HLVDCON	VDIRMAG	BGVST	IRVST	HLVDEN	HLVDL3	HLVDL2	HLVDL1	HLVDL0	89
FA7h	BAUDCON1	ABDOVF	RCIDL	RXDTP	TXCKP	BRG16		WUE	ABDEN	89
FA6h	RCSTA2	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	89
FA5h	IPR3	_		RC2IP	TX2IP	CTMUIP	CCP2IP	CCP1IP	_	89
FA4h	PIR3	—	_	RC2IF	TX2IF	CTMUIF	CCP2IF	CCP1IF	_	89
FA3h	PIE3	—	_	RC2IE	TX2IE	CTMUIE	CCP2IE	CCP1IE	_	89
FA2h	IPR2	OSCFIP	_	_	—	BCLIP	HLVDIP	TMR3IP	TMR3GIP	89
FA1h	PIR2	OSCFIF	_	_	_	BCLIF	HLVDIF	TMR3IF	TMR3GIF	89
FA0h	PIE2	OSCFIE	_	_	_	BCLIE	HLVDIE	TMR3IE	TMR3GIE	89

Addr.	E 6-2: P	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR on page
F9Fh	IPR1	PSPIP	ADIP	RC1IP	TX1IP	SSPIP	TMR1GIP	TMR2IP	TMR1IP	90
F9Eh	PIR1	PSPIF	ADIF	RC1IF	TX1IF	SSPIF	TMR1GIF	TMR2IF	TMR1IF	89
F9Dh	PIE1	PSPIE	ADIE	RC1IE	TX1IE	SSPIE	TMR1GIE	TMR2IE	TMR1IE	89
F9Ch	PSTR1CON	CMPL1	CMPL0	_	STRSYNC	STRD	STRC	STRB	STRA	89
F9Bh	OSCTUNE	INTSRC	PLLEN	TUN5	TUN4	TUN3	TUN2	TUN1	TUN0	90
F9Ah	REFOCON	ROON	_	ROSSLP	ROSEL	RODIV3	RODIV2	RODIV1	RODIV0	90
F99h	CCPTMRS	_	_	_	C5TSEL	C4TSEL	C3TSEL	C2TSEL	C1TSEL	90
F98h	TRISG	_			TRISG4	TRISG3	TRISG2	TRISG1	TRISG0	90
F97h	TRISF	TRISF7	TRISF6	TRISF5	TRISF4	TRISF3	TRISF2	TRISF1	TRISF0	90
F96h	TRISE	TRISE7	TRISE6	TRISE5	TRISE4		TRISE2	TRISE1	TRISE0	90
F95h	TRISD	TRISD7	TRISD6	TRISD5	TRISD4	TRISD3	TRISD2	TRISD1	TRISD0	90
F94h	TRISC	TRISD7	TRISC6	TRISD5	TRISC4	TRISC3	TRISC2	TRISD1	TRISC0	90
F93h	TRISE	TRISC7	TRISE6	TRISE5	TRISE4	TRISE3	TRISE2	TRISE1	TRISE0	90
					I RISD4					
F92h		TRISA7	TRISA6	TRISA5	-	TRISA3	TRISA2 CCP10D	TRISA1	TRISA0	90
F91h		SSPOD	CCP50D	CCP4OD	CCP3OD	CCP2OD		U2OD	U10D	90
F90h	SLRCON		SLRG	SLRF	SLRE	SLRD	SLRC	SLRB	SLRA	90
F8Fh	LATG	-	-	-	LATG4	LATG3	LATG2	LATG1	LATG0	90
F8Eh	LATE	LATF7	LATF6	LATF5	LATF4		LATF2	LATF1	LATF0	90
F8Dh	LATE	LATE7	LATE6	LATE5	LATE4		LATE2	LATE1	LATE0	90
F8Ch	LATD	LATD7	LATD6	LATD5	LATD4	LATD3	LATD2	LATD1	LATD0	90
F8Bh	LATC	LATC7	LATC6	LATC5	LATC4	LATC3	LATC2	LATC1	LATC0	90
F8Ah	LATB	LATB7	LATB6	LATB5	LATB4	LATB3	LATB2	LATB1	LATB0	90
F89h	LATA	LATA7	LATA6	LATA5	—	LATA3	LATA2	LATA1	LATA0	90
F88h	T4CON	—	T4OUTPS3	T4OUTPS2	T4OUTPS1	T4OUTPS0	TMR4ON	T4CKPS1	T4CKPS0	90
F87h	TMR4	Timer4 Regis	ter		1				1	90
F86h	PORTG	_	—	—	RG4	RG3	RG2	RG1	RG0	90
F85h	PORTF	RF7	RF6	RF5	RF4	RF3	RF2	RF1	RF0	90
F84h	PORTE	RE7	RE6	RE5	RE4	RE3	RE2	RE1	RE0	90
F83h	PORTD	RD7	RD6	RD5	RD4	RD3	RD2	RD1	RD0	90
F82h	PORTC	RC7	RC6	RC5	RC4	RC3	RC2	RC1	RC0	90
F81h	PORTB	RB7	RB6	RB5	RB4	RB3	RB2	RB1	RB0	90
F80h	PORTA	RA7	RA6	RA5	—	RA3	RA2	RA1	RA0	90
F7Fh	EECON1	EEPGD	CFGS	_	FREE	WRERR	WREN	WR	RD	90
F7Eh	EECON2	Flash Self-Pr	ogram Contro	Register (not	a physical reg	ster)				90
F7Dh	SPBRGH1			erator Register						90
F7Ch	SPBRGH2	EUSART2 Ba	aud Rate Gene	erator Register	High Byte					90
F7Bh	SPBRG2	EUSART2 Ba	aud Rate Gene	erator Register	Low Byte					90
F7Ah	RCREG2	EUSART2 Re	eceive Registe	er	-					90
F79h	TXREG2		ansmit Regist							91
F78h	IPR5	IRXIP	WAKIP	ERRIP	TX2BIP	TXB1IP	TXB0IP	RXB1IP	RXB0IP	91
F77h	PIR5	IRXIF	WAKIF	ERRIF	TXB2IF	TXB1IF	TXB0IF	RXB1IF	RXB0IF	91
F76H	PIE5	IRXIE	WAKIE	ERRIE	TX2BIE	TXB1IE	TXB0IE	RXB1IE	RXB0IE	91
F75h	EEADRH		ress Register							91
F74h	EEADR	-	ress Register							91
F73h	EEDATA	Data EE Add	0							91
F72h	ECANCON	MDSEL1	MDSEL0	FIFOWM	EWIN4	EWIN3	EWIN2	EWIN1	EWIN0	91
					TXBP	RXBP				
F71h	COMSTAT	RXB00VFL	RXB10VFL			RADP	TXWARN	RXWARN	EWARN	91
F70h	CIOCON	TX2SRC	TX2EN	ENDRHI	CANCAP				CLKSEL	91
F6Fh	CANCON	REQOP2	REQOP1	REQOP0	ABAT	WIN2/FP3	WIN1/FP2	WIN0/FP1	FP0	91
F6Eh	CANSTAT	OPMODE2	OPMODE1	OPMODE0	—/ EICOD4	ICODE2/ EICODE3	ICODE1/ EICODE2	ICODE0/ EICODE1	/ EICODE0	91

TABLE 6-2: PIC18F66K80 FAMILY REGISTER FILE SUMMARY (CONTINUED)

Addr.	File Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR on page
F6Dh	RXB0D7	RXB0D77	RXB0D76	RXB0D75	RXB0D74	RXB0D73	RXB0D72	RXB0D71	RXB0D70	91
F6Ch	RXB0D6	RXB0D67	RXB0D66	RXB0D65	RXB0D64	RXB0D63	RXB0D62	RXB0D61	RXB0D60	91
F6Bh	RXB0D5	RXB0D57	RXB0D56	RXB0D55	RXB0D54	RXB0D53	RXB0D52	RXB0D51	RXB0D50	91
F6Ah	RXB0D4	RXB0D47	RXB0D46	RXB0D45	RXB0D44	RXB0D43	RXB0D42	RXB0D41	RXB0D40	91
F69h	RXB0D3	RXB0D37	RXB0D36	RXB0D35	RXB0D34	RXB0D33	RXB0D32	RXB0D31	RXB0D30	91
F68h	RXB0D2	RXB0D27	RXB0D26	RXB0D25	RXB0D24	RXB0D23	RXB0D22	RXB0D21	RXB0D20	91
F67h	RXB0D1	RXB0D17	RXB0D16	RXB0D15	RXB0D14	RXB0D13	RXB0D12	RXB0D11	RXB0D10	91
F66h	RXB0D0	RXB0D07	RXB0D06	RXB0D05	RXB0D04	RXB0D03	RXB0D02	RXB0D01	RXB0D00	91
F65h	RXB0DLC	_	RXRTR	RB1	RB0	DLC3	DLC2	DLC1	DLC0	91
F64h	RXB0EIDL	EID7	EID6	EID5	EID4	EID3	EID2	EID1	EID0	91
F63h	RXB0EIDH	EID15	EID14	EID13	EID12	EID11	EID10	EID9	EID8	91
F62h	RXB0SIDL	SID2	SID1	SID0	SRR	EXID	_	EID17	EID16	91
F61h	RXB0SIDH	SID10	SID9	SID8	SID7	SID6	SID5	SID4	SID3	91
F60h	RXB0CON	RXFUL	RXM1	RXM0	_	RXRTRRO	RXB0DBEN	JTOFF	FILHIT0	91
F60h	RXB0CON	RXFUL	RXM1	RTRRO	FILHIT4	FILHIT3	FILHIT2	FILHIT1	FILHIT0	91
F5Fh	CM1CON	CON	COE	CPOL	EVPOL1	EVPOL0	CREF	CCH1	CCH0	91
F5Eh	CM2CON	CON	COE	CPOL	EVPOL1	EVPOL0	CREF	CCH1	CCH0	91
F5Dh	ANCON0	ANSEL7	ANSEL6	ANSEL5	ANSEL4	ANSEL3	ANSEL2	ANSEL1	ANSEL0	91
F5Ch	ANCON1	_	ANSEL14	ANSEL13	ANSEL12	ANSEL11	ANSEL10	ANSEL9	ANSEL8	91
F5Bh	WPUB	WPUB7	WPUB6	WPUB5	WPUB4	WPUB3	WPUB2	WPUB1	WPUB0	91
F5Ah	IOCB	IOCB7	IOCB6	IOCB5	IOCB4	_	_	_	_	91
F59h	PMD0	CCP5MD	CCP4MD	CCP3MD	CCP2MD	CCP1MD	UART2MD	UART1MD	SSPMD	91
F58h	PMD1	PSPMD	CTMUMD	ADCMD	TMR4MD	TMR3MD	TMR2MD	TMR1MD	TMR0MD	93
F57h	PMD2	_	_	_	_	MODMD	ECANMD	CMP2MD	CMP1MD	93
F56h	PADCFG1	RDPU	REPU	RFPU	RGPU	_	_	_	CTMUDS	93
F55h	CTMUCONH	CTMUEN	_	CTMUSIDL	TGEN	EDGEN	EDGSEQEN	IDISSEN	CTTRIG	93
F54h	CTMUCONL	EDG2POL	EDG2SEL1	EDG2SEL0	EDG1POL	EDG1SEL1	EDG1SEL0	EDG2STAT	EDG1STAT	93
F53h	CTMUICON	ITRIM5	ITRIM4	ITRIM3	ITRIM2	ITRIM1	ITRIM0	IRNG1	IRNG0	93
F52h	CCPR2H	Capture/Com	pare/PWM Re	gister 2 High E	Byte					93
F51h	CCPR2L	Capture/Com	pare/PWM Re	gister 2 Low B	yte					93
F50h	CCP2CON	· _	_	DC2B1	DC2B0	CCP2M3	CCP2M2	CCP2M1	CCP2M0	93
F4Fh	CCPR3H	Capture/Com	pare/PWM Re	gister 3 High E	Byte					93
F4Eh	CCPR3L			gister 3 Low B						93
F4Dh	CCP3CON	· _	_	DC3B1	D32B0	CCP3M3	CCP3M2	CCP3M1	CCP3M0	93
F4Ch	CCPR4H	Capture/Com	pare/PWM Re	gister 4 High E	Byte					93
F4Bh	CCPR4L	Capture/Com	pare/PWM Re	gister 4 Low B	yte					93
F4Ah	CCP4CON	_	_	DC4B1	DC4B0	CCP4M3	CCP4M2	CCP4M1	CCP4M0	93
F49H	CCPR5H	Capture/Com	pare/PWM Re	gister 5 High E	Byte					93
F48h	CCPR5L	Capture/Com	pare/PWM Re	gister 5 Low B	yte					93
F47h	CCP5CON	· _	_	DC5B1	DC5B0	CCP5M3	CCP5M2	CCP5M1	CCP5M0	93
F46h	PSPCON	IBF	OBF	IBOV	PSPMODE	_	_	_	_	93
F45h	MDCON	MDEN	MDOE	MDSLR	MDOPOL	MDO	_	_	MDBIT	93
F44h	MDSRC	MDSODIS	_	_	_	MDSRC3	MDSRC2	MDSRC1	MDSRC0	93
F43h	MDCARH	MDCHODIS	MDCHPOL	MDCHSYNC	_	MDCH3	MDCH2	MDCH1	MDCH0	93
F42h	MDCARL	MDCLODIS	MDCLPOL	MDCLSYNC	_	MDCL3	MDCL2	MDCL1	MDCL0	93
F41h	Unimplemented									_
F40h	Unimplemented									_
F3Fh	CANCON_RO0	CANCON_R	20							93
F3Eh	 CANSTAT_RO0	 CANSTAT_R								93
F3Dh	 RXB1D7	RXB1D77	RXB1D76	RXB1D75	RXB1D74	RXB1D73	RXB1D72	RXB1D71	RXB1D70	93
F3Ch	RXB1D6	RXB1D67	RXB1D66	RXB1D65	RXB1D64	RXB1D63	RXB1D62	RXB1D61	RXB1D60	93

Addr.	File Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR on page
F3Bh	RXB1D5	RXB1D57	RXB1D56	RXB1D55	RXB1D54	RXB1D53	RXB1D52	RXB1D51	RXB1D50	93
F3Ah	RXB1D4	RXB1D47	RXB1D46	RXB1D45	RXB1D44	RXB1D43	RXB1D42	RXB1D41	RXB1D40	93
F39h	RXB1D3	RXB1D37	RXB1D36	RXB1D35	RXB1D34	RXB1D33	RXB1D32	RXB1D31	RXB1D30	93
F38h	RXB1D2	RXB1D27	RXB1D26	RXB1D25	RXB1D24	RXB1D23	RXB1D22	RXB1D21	RXB1D20	93
F37h	RXB1D1	RXB1D17	RXB1D16	RXB1D15	RXB1D14	RXB1D13	RXB1D12	RXB1D11	RXB1D10	93
F36h	RXB1D0	RXB1D07	RXB1D06	RXB1D05	RXB1D04	RXB1D03	RXB1D02	RXB1D01	RXB1D00	93
F35h	RXB1DLC	_	RXRTR	RB1	RB0	DLC3	DLC2	DLC1	DLC0	93
F34h	RXB1EIDL	EID7	EID6	EID5	EID4	EID3	EID2	EID1	EID0	94
F33h	RXB1EIDH	EID15	EID14	EID13	EID12	EID11	EID10	EID9	EID8	94
F32h	RXB1SIDL	SID2	SID1	SID0	SRR	EXID	_	EID17	EID16	94
F31h	RXB1SIDH	SID10	SID9	SID8	SID7	SID6	SID5	SID4	SID3	94
F30h	RXB1CON	RXFUL	RXM1	RXM0	_	RXRTRRO	RXBODBEN	JTOFF	FILHIT0	94
F30h	RXB1CON	RXFUL	RXM1	RTRRO	FILHIT4	FILHIT3	FILHIT2	FILHIT1	FILHIT0	94
F2Fh	CANCON_RO1	CANCON_R				T ILI III O			T LET TO	94
F2Eh	CANSTAT_RO1	CANSTAT_R								94
F2Dh	TXB0D7	TXB0D77	TXB0D76	TXB0D75	TXB0D74	TXB0D73	TXB0D72	TXB0D71	TXB0D70	94 94
F2Ch	TXB0D7 TXB0D6	TXB0D77	TXB0D76	TXB0D75	TXB0D74 TXB0D64	TXB0D63	TXB0D72 TXB0D62	TXB0D71 TXB0D61	TXB0D60	94 94
					TXB0D04					
F2Bh	TXB0D5	TXB0D57	TXB0D56	TXB0D55	TXB0D54	TXB0D53	TXB0D52	TXB0D51	TXB0D50 TXB0D40	94
F2Ah	TXB0D4	TXB0D47	TXB0D46	TXB0D45	-	TXB0D43	TXB0D42	TXB0D41		94
F29h	TXB0D3	TXB0D37	TXB0D36	TXB0D35	TXB0D34	TXB0D33	TXB0D32	TXB0D31	TXB0D30	94
F28h	TXB0D2	TXB0D27	TXB0D26	TXB0D25	TXB0D24	TXB0D23	TXB0D22	TXB0D21	TXB0D20	94
F27h	TXB0D1	TXB0D17	TXB0D16	TXB0D15	TXB0D14	TXB0D13	TXB0D12	TXB0D11	TXB0D10	94
F26h	TXB0D0	TXB0D07	TXB0D06	TXB0D05	TXB0D04	TXB0D03	TXB0D02	TXB0D01	TXB0D00	94
F25h	TXB0DLC		TXRTR			DLC3	DLC2	DLC1	DLC0	94
F24h	TXB0EIDL	EID7	EID6	EID5	EID4	EID3	EID2	EID1	EID0	94
F23h	TXB0EIDH	EID15	EID14	EID13	EID12	EID11	EID10	EID9	EID8	94
F22h	TXB0SIDL	SID2	SID1	SID0	SRR	EXID	_	EID17	EID16	94
F21h	TXB0SIDH	SID10	SID9	SID8	SID7	SID6	SID5	SID4	SID3	94
F20h	TXB0CON	TXBIF	TXABT	TXLARB	TXERR	TXREQ	—	TXPRI1	TXPRI0	94
F1Fh	CANCON_RO2	CANCON_R	02							94
F1Eh	CANSTAT_RO2	CANSTAT_R	02		1	1			1	94
F1Dh	TXB1D7	TXB1D77	TXB1D76	TXB1D75	TXB1D74	TXB1D73	TXB1D72	TXB1D71	TXB1D70	94
F1Ch	TXB1D6	TXB1D67	TXB1D66	TXB1D65	TXB1D64	TXB1D63	TXB1D62	TXB1D61	TXB1D60	94
F1Bh	TXB1D5	TXB1D57	TXB1D56	TXB1D55	TXB1D54	TXB1D53	TXB1D52	TXB1D51	TXB1D50	94
F1Ah	TXB1D4	TXB1D47	TXB1D46	TXB1D45	TXB1D44	TXB1D43	TXB1D42	TXB1D41	TXB1D40	94
F19h	TXB1D3	TXB1D37	TXB1D36	TXB1D35	TXB1D34	TXB1D33	TXB1D32	TXB1D31	TXB1D30	94
F18h	TXB1D2	TXB1D27	TXB1D26	TXB1D25	TXB1D24	TXB1D23	TXB1D22	TXB1D21	TXB1D20	94
F17h	TXB1D1	TXB1D17	TXB1D16	TXB1D15	TXB1D14	TXB1D13	TXB1D12	TXB1D11	TXB1D10	94
F16h	TXB1D0	TXB1D07	TXB1D06	TXB1D05	TXB1D04	TXB1D03	TXB1D02	TXB1D01	TXB1D00	94
F15h	TXB1DLC	—	TXRTR	_	—	DLC3	DLC2	DLC1	DLC0	94
F14h	TXB1EIDL	EID7	EID6	EID5	EID4	EID3	EID2	EID1	EID0	94
F13h	TXB1EIDH	EID15	EID14	EID13	EID12	EID11	EID10	EID9	EID8	94
F12h	TXB1SIDL	SID2	SID1	SID0	SRR	EXID	-	EID17	EID16	94
F11h	TXB1SIDH	SID10	SID9	SID8	SID7	SID6	SID5	SID4	SID3	94
F10h	TXB1CON	TXBIF	TXABT	TXLARB	TXERR	TXREQ	—	TXPRI1	TXPRI0	94
F0Fh	CANCON_RO3	CANCON_R	03							94
F0Eh	 CANSTAT_RO3		CANSTAT_RO3							
F0Dh	TXB2D7	TXB2D77	TXB2D76	TXB2D75	TXB2D74	TXB2D73	TXB2D72	TXB2D71	TXB2D70	94 94
F0Ch	TXB2D6	TXB2D67	TXB2D66	TXB2D65	TXB2D64	TXB2D63	TXB2D62	TXB2D61	TXB2D60	95
F0Bh	TXB2D5	TXB2D57	TXB2D56	TXB2D55	TXB2D54	TXB2D53	TXB2D52	TXB2D51	TXB2D50	95
			TXB2D36	TXB2D05	TXB2D44	TXB2D00	TXB2D32	TXB2D41	TXB2D40	

TABLE 6-2:	PIC18F66K80 FAMILY REGISTER FILE SUMMARY (CONTINUED)

TABLE 6-2: PIC18F66K80 FAMILY REGISTER FILE SUMMARY (CONTINUED)

Addr.	E 6-2: P	Bit 7	Bit 6	Bit 5	Bit 4	SUMMAF Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR
										on page
F09h	TXB2D3	TXB2D37	TXB2D36	TXB2D35	TXB2D34	TXB2D33	TXB2D32	TXB2D31	TXB2D30	95
F08h	TXB2D2	TXB2D27	TXB2D26	TXB2D25	TXB2D24	TXB2D23	TXB2D22	TXB2D21	TXB2D20	95
F07h	TXB2D1	TXB2D17	TXB2D16	TXB2D15	TXB2D14	TXB2D13	TXB2D12	TXB2D11	TXB2D10	95
F06h	TXB2D0	TXB2D07	TXB2D06	TXB2D05	TXB2D04	TXB2D03	TXB2D02	TXB2D01	TXB2D00	95
F05h	TXB2DLC	—	TXRTR	—	—	DLC3	DLC2	DLC1	DLC0	95
F04h	TXB2EIDL	EID7	EID6	EID5	EID4	EID3	EID2	EID1	EID0	95
F03h	TXB2EIDH	EID15	EID14	EID13	EID12	EID11	EID10	EID9	EID8	95
F02h	TXB2SIDL	SID2	SID1	SID0	SRR	EXID	—	EID17	EID16	95
F01h	TXB2SIDH	SID10	SID9	SID8	SID7	SID6	SID5	SID4	SID3	95
F00h	TXB2CON	TXBIF	TXABT	TXLARB	TXERR	TXREQ	—	TXPRI1	TXPRI0	95
EFFh	RXM1EIDL	EID7	EID6	EID5	EID4	EID3	EID2	EID1	EID0	95
EFEh	RXM1EIDH	EID15	EID14	EID13	EID12	EID11	EID10	EID9	EID8	95
EFDh	RXM1SIDL	SID2	SID1	SID0	—	EXIDEN	—	EID17	EID16	95
EFCh	RXM1SIDH	SID10	SID9	SID8	SID7	SID6	SID5	SID4	SID3	95
EFBh	RXM0EIDL	EID7	EID6	EID5	EID4	EID3	EID2	EID1	EID0	95
EFAh	RXM0EIDH	EID15	EID14	EID13	EID12	EID11	EID10	EID9	EID8	95
EF9h	RXM0SIDL	SID2	SID1	SID0	—	EXIDEN	—	EID17	EID16	95
EF8h	RXM0SIDH	SID10	SID9	SID8	SID7	SID6	SID5	SID4	SID3	95
EF7h	RXF5EIDL	EID7	EID6	EID5	EID4	EID3	EID2	EID1	EID0	95
EF6h	RXF5EIDH	EID15	EID14	EID13	EID12	EID11	EID10	EID9	EID8	95
EF5h	RXF5SIDL	SID2	SID1	SID0	_	EXIDEN	_	EID17	EID16	95
EF4h	RXF5SIDH	SID10	SID9	SID8	SID7	SID6	SID5	SID4	SID3	95
EF3h	RXF4EIDL	EID7	EID6	EID5	EID4	EID3	EID2	EID1	EID0	95
EF2h	RXF4EIDH	EID15	EID14	EID13	EID12	EID11	EID10	EID9	EID8	95
EF1h	RXF4SIDL	SID2	SID1	SID0	_	EXIDEN	_	EID17	EID16	95
EF0h	RXF4SIDH	SID10	SID9	SID8	SID7	SID6	SID5	SID4	SID3	95
EEFh	RXF3EIDL	EID7	EID6	EID5	EID4	EID3	EID2	EID1	EID0	95
EEEh	RXF3EIDH	EID15	EID14	EID13	EID12	EID11	EID10	EID9	EID8	95
EEDh	RXF3SIDL	SID2	SID1	SID0	_	EXIDEN	_	EID17	EID16	95
EECh	RXF3SIDH	SID10	SID9	SID8	SID7	SID6	SID5	SID4	SID3	95
EEBh	RXF2EIDL	EID7	EID6	EID5	EID4	EID3	EID2	EID1	EID0	95
EEAh	RXF2EIDH	EID15	EID14	EID13	EID12	EID11	EID10	EID9	EID8	95
EE9h	RXF2SIDL	SID2	SID1	SID0		EXIDEN		EID17	EID16	95
EE8h	RXF2SIDH	SID10	SID9	SID8	SID7	SID6	SID5	SID4	SID3	95
EE7h	RXF1EIDL	EID7	EID6	EID5	EID4	EID3	EID2	EID1	EID0	95
EE6h	RXF1EIDH	EID15	EID14	EID13	EID4 EID12	EID0	EID2 EID10	EID1	EID8	95
EE5h	RXF1SIDL	SID2	SID14	SID0		EXIDEN	LIDIO	EID3	EID16	95
EE4h	RXF1SIDH	SID10	SID9	SID8	SID7	SID6	SID5	SID4	SID3	95
EE3h	RXF0EIDL	EID7	EID6	EID5	EID4	EID3	EID2	EID1	EID0	95
EE2h	RXF0EIDH	EID15	EID14	EID13	EID12	EID11	EID10	EID9	EID8	95
EE1h	RXF0SIDL RXF0SIDH	SID2	SID1	SID0	0107	EXIDEN	-	EID17	EID16	95
EE0h		SID10	SID9	SID8	SID7	SID6	SID5	SID4	SID3	95
EDFh	CANCON_RO4	CANCON_R								95
EDEh	CANSTAT_RO4	CANSTAT_R	1	D50	0-0-1	0-0-0	050-0	D-D (0-0-0	95
EDDh	B5D7	B5D77	B5D76	B5D75	B5D74	B5D73	B5D72	B5D71	B5D70	95
EDCh	B5D6	B5D67	B5D66	B5D65	B5D64	B5D63	B5D62	B5D61	B5D60	95
EDBh	B5D5	B5D57	B5D56	B5D55	B5D54	B5D53	B5D52	B5D51	B5D50	95
EDAh	B5D4	B5D47	B5D46	B5D45	B5D44	B5D43	B5D42	B5D41	B5D40	95
ED9h	B5D3	B5D37	B5D36	B5D35	B5D34	B5D33	B5D32	B5D31	B5D30	95
ED8h	B5D2	B5D27	B5D26	B5D25	B5D24	B5D23	B5D22	B5D21	B5D20	95
ED7h	B5D1	B5D17	B5D16	B5D15	B5D14	B5D13	B5D12	B5D11	B5D10	95

Addr.	File Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR on page
ED6h	B5D0	B5D07	B5D06	B5D05	B5D04	B5D03	B5D02	B5D01	B5D00	95
ED5h	B5DLC	_	TXRTR	_	_	DLC3	DLC2	DLC1	DLC0	95
ED4h	B5EIDL	EID7	EID6	EID5	EID4	EID3	EID2	EID1	EID0	95
ED3h	B5EIDH	EID15	EID14	EID13	EID12	EID11	EID10	EID9	EID8	95
ED2h	B5SIDL	SID2	SID1	SID0	SRR	EXID	_	EID17	EID16	95
ED1h	B5SIDH	SID10	SID9	SID8	SID7	SID6	SID5	SID4	SID3	95
ED0h	B5CON	TXBIF	TXABT	TXLARB	TXERR	TXREQ		TXPRI1	TXPRI0	95
ECFh	CANCON RO5	CANCON R	05							95
ECEh	 CANSTAT RO5	 CANSTAT_R								96
ECDh	 B4D7	 B4D77	B4D76	B4D75	B4D74	B4D73	B4D72	B4D71	B4D70	96
ECCh	B4D6	B4D67	B4D66	B4D65	B4D64	B4D63	B4D62	B4D61	B4D60	96
ECBh	B4D5	B4D57	B4D56	B4D55	B4D54	B4D53	B4D52	B4D51	B4D50	96
ECAh	B4D4	B4D47	B4D46	B4D45	B4D44	B4D43	B4D42	B4D41	B4D40	96
EC9h	B4D3	B4D37	B4D36	B4D45	B4D34	B4D33	B4D32	B4D31	B4D30	96
EC8h	B4D3 B4D2	B4D27	B4D26	B4D25	B4D24	B4D23	B4D22	B4D21	B4D30 B4D20	96
EC7h	B4D1	B4D27 B4D17	B4D16	B4D15	B4D14	B4D13	B4D12	B4D11	B4D20 B4D10	96
EC6h	B4D0	B4D07	B4D06	B4D05	B4D04	B4D03	B4D02	B4D01	B4D00	96
EC5h	B4DLC		TXRTR	D4000		DLC3	DLC2	DLC1	DLC0	96
EC4h	B4EIDL	EID7	EID6	EID5	EID4	EID3	EID2	EID1	EID0	96
EC3h	B4EIDE B4EIDH	EID15	EID14				EID2 EID10	EID1 EID9	EID8	96
EC3h	B4EIDH B4SIDL			EID13	EID12	EID11	EIDTO			96
	1	SID2	SID1	SID0	SRR	EXID		EID17	EID16	
EC1h	B4SIDH	SID10	SID9	SID8	SID7	SID6	SID5	SID4	SID3	96
EC0h	B4CON	TXBIF	TXABT	TXLARB	TXERR	TXREQ		TXPRI1	TXPRI0	96
EBFh	CANCON_RO6	CANCON_R								96
EBEh	CANSTAT_RO6	CANSTAT_R	1	00075	00070	00070	00070	00074	DOD7 0	96
EBDh	B3D7	B3D77	B3D76	B3D75	B3D73	B3D73	B3D72	B3D71	B3D70	96
EBCh	B3D6	B3D67	B3D66	B3D65	B3D63	B3D63	B3D62	B3D61	B3D60	96
EBBh	B3D5	B3D57	B3D56	B3D55	B3D53	B3D53	B3D52	B3D51	B3D50	96
EBAh	B3D4	B3D47	B3D46	B3D45	B3D43	B3D43	B3D42	B3D41	B3D40	96
EB9h	B3D3	B3D37	B3D36	B3D35	B3D33	B3D33	B3D32	B3D31	B3D30	96
EB8h	B3D2	B3D27	B3D26	B3D25	B3D23	B3D23	B3D22	B3D21	B3D20	96
EB7h	B3D1	B3D17	B3D16	B3D15	B3D13	B3D13	B3D12	B3D11	B3D10	96
EB6h	B3D0	B3D07	B3D06	B3D05	B3D03	B3D03	B3D02	B3D01	B3D00	96
EB5h	B3DLC	—	TXRTR	—	—	DLC3	DLC2	DLC1	DLC0	96
EB4h	B3EIDL	EID7	EID6	EID5	EID4	EID3	EID2	EID1	EID0	96
EB3h	B3EIDH	EID15	EID14	EID13	EID12	EID11	EID10	EID9	EID8	96
EB2h	B3SIDL	SID2	SID1	SID0	SRR	EXID	_	EID17	EID16	96
EB1h	B3SIDH	SID10	SID9	SID8	SID7	SID6	SID5	SID4	SID3	96
EB0h	B3CON	TXBIF	TXABT	TXLARB	TXERR	TXREQ	—	TXPRI1	TXPRI0	96
EAFh	CANCON_RO7	CANCON_R	07							96
EAEh	CANSTAT_RO7	CANSTAT_R	07						r	96
EADh	B2D7	B2D77	B2D76	B2D75	B2D72	B2D73	B2D72	B2D71	B2D70	96
EACh	B2D6	B2D67	B2D66	B2D65	B2D62	B2D63	B2D62	B2D61	B2D60	96
EABh	B2D5	B2D57	B2D56	B2D55	B2D52	B2D53	B2D52	B2D51	B2D50	97
EAAh	B2D4	B2D47	B2D46	B2D45	B2D42	B2D43	B2D42	B2D41	B2D40	97
EA9h	B2D3	B2D37	B2D36	B2D35	B2D32	B2D33	B2D32	B2D31	B2D30	97
EA8h	B2D2	B2D27	B2D26	B2D25	B2D22	B2D23	B2D22	B2D21	B2D20	97
EA7h	B2D1	B2D17	B2D16	B2D15	B2D12	B2D13	B2D12	B2D11	B2D10	97
EA6h	B2D0	B2D07	B2D06	B2D05	B2D02	B2D03	B2D02	B2D01	B2D00	97
EA5h	B2DLC	_	TXRTR	—	—	DLC3	DLC2	DLC1	DLC0	97
EA4h	B2EIDL	EID7	EID6	EID5	EID4	EID3	EID2	EID1	EID0	97

TABLE 6-2:	PIC18F66K80 FAMILY REGISTER FILE SUMMARY (
IADLE 0-2.	FICTOFOOROU FAMILT REGISTER FILE SUMMART	CONTINUED)

TABLE 6-2: PIC18F66K80 FAMILY REGISTER FILE SUMMARY (CONTINUED)

Addr.	File Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR on page
EA3h	B2EIDH	EID15	EID14	EID13	EID12	EID11	EID10	EID9	EID8	97
EA2h	B2SIDL	SID2	SID1	SID0	SRR	EXID	—	EID17	EID16	97
EA1h	B2SIDH	SID10	SID9	SID8	SID7	SID6	SID5	SID4	SID3	97
EA0h	B2CON	TXBIF	TXABT	TXLARB	TXERR	TXREQ	_	TXPRI1	TXPRI0	97
E9Fh	CANCON RO8	CANCON R	08	1						97
E9Eh	 CANSTAT_RO8	 CANSTAT_R	08							97
E9Dh	B1D7	B1D77	B1D76	B1D75	B1D71	B1D73	B1D72	B1D71	B1D70	97
E9Ch	B1D6	B1D67	B1D66	B1D65	B1D61	B1D63	B1D62	B1D61	B1D60	97
E9Bh	B1D5	B1D57	B1D56	B1D55	B1D51	B1D53	B1D52	B1D51	B1D50	97
E9Ah	B1D4	B1D47	B1D46	B1D45	B1D41	B1D43	B1D42	B1D41	B1D40	97
E99h	B1D3	B1D37	B1D36	B1D35	B1D31	B1D33	B1D32	B1D31	B1D30	97
E98h	B1D2	B1D27	B1D26	B1D25	B1D21	B1D23	B1D22	B1D21	B1D20	97
E97h	B1D1	B1D17	B1D16	B1D15	B1D11	B1D13	B1D12	B1D11	B1D10	97
E96h	B1D0	B1D07	B1D06	B1D05	B1D01	B1D03	B1D02	B1D01	B1D00	97
E95h	B1DLC	_	TXRTR		_	DLC3	DLC2	DLC1	DLC0	97
E94h	B1EIDL	EID7	EID6	EID5	EID4	EID3	EID2	EID1	EID0	97
E93h	B1EIDH	EID15	EID14	EID3	EID4 EID12	EID3	EID2 EID10	EID1 EID9	EID8	97
E92h	BISIDL	SID2	SID14	SID0	SRR	EXID	LIDIO	EID9 EID17	EID16	97
					SID7					97
E91h	B1SIDH	SID10	SID9	SID8	TXERR	SID6	SID5	SID4 TXPRI1	SID3	
E90h	B1CON	TXBIF	TXABT	TXLARB		TXREQ	RTREN		TXPRI0	97
E90h	B1CON	RXFUL	RXM1	RXRTRRO	FILHIT4	FILHIT3	FILHIT2	FILHIT1	FILHIT0	97
E8Fh	CANCON_RO9	CANCON_R								97
E8Eh	CANSTAT_RO9	CANSTAT_R	I	00075	20220	00070	20270	D 0 DT (D D D D D D D D D D	97
E8Dh	B0D7	B0D77	B0D76	B0D75	B0D70	B0D73	B0D72	B0D71	B0D70	97
E8Ch	B0D6	B0D67	B0D66	B0D65	B0D60	B0D63	B0D62	B0D61	B0D60	97
E8Bh	B0D5	B0D57	B0D56	B0D55	B0D50	B0D53	B0D52	B0D51	B0D50	97
E8Ah	B0D4	B0D47	B0D46	B0D45	B0D40	B0D43	B0D42	B0D41	B0D40	97
E89h	B0D3	B0D37	B0D36	B0D35	B0D30	B0D33	B0D32	B0D31	B0D30	97
E88h	B0D2	B0D27	B0D26	B0D25	B0D20	B0D23	B0D22	B0D21	B0D20	98
E87h	B0D1	B0D17	B0D16	B0D15	B0D10	B0D13	B0D12	B0D11	B0D10	98
E86h	B0D0	B0D07	B0D06	B0D05	B0D00	B0D03	B0D02	B0D01	B0D00	98
E85h	B0DLC	—	RXRTR	RB1	RB0	DLC3	DLC2	DLC1	DLC0	98
E84h	B0EIDL	EID7	EID6	EID5	EID4	EID3	EID2	EID1	EID0	98
E83h	B0EIDH	EID15	EID14	EID13	EID12	EID11	EID10	EID9	EID8	98
E82h	B0SIDL	SID2	SID1	SID0	SRR	EXID	_	EID17	EID16	98
E81h	B0SIDH	SID10	SID9	SID8	SID7	SID6	SID5	SID4	SID3	98
E80h	B0CON	TXBIF	TXABT	TXLARB	TXERR	TXREQ	RTREN	TXPRI1	TXPRI0	98
E80h	B0CON	RTXFUL	RXM1	RXRTRRO	FILHIT4	FILHIT3	FILHIT2	FILHIT1	FILHIT0	98
E7Fh	TXBIE	—	—	—	CAN TX Buff	er Interrupt En	able	—	—	98
E7Eh	BIE0	CAN Buffer In	nterrupt Enabl	e						98
E7Dh	BSEL0	Mode Select	Register 0					-	-	98
E7Ch	MSEL3	CAN Mask S	elect Register	3						98
E7Bh	MSEL2	CAN Mask Select Register 2						98		
E7Ah	MSEL1	CAN Mask S	elect Register	1						98
E79h	MSEL0	CAN Mask S	elect Register	0						98
E78h	RXFBCON7	CAN Buffer 1	5/14 Pointer F	Register						98
E77h	RXFBCON6		3/12 Pointer F	-						98
E76h	RXFBCON5		1/10 Pointer F	-						98
E75h	RXFBCON4		/8 Pointer Reg	-						98
	RXFBCON3			-						98
E74h	KAEDUUNA		Buffer 7/6 Pointer Register							

Addr.	File Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR on page
E72h	RXFBCON1	CAN Buffer 3	/2 Pointer Reg	gister						98
E71h	RXFBCON0	CAN Buffer 1	/0 Pointer Reg	gister						98
E70h	SDFLC	_		_	CAN Device	Net Count Reg	gister			98
E6Fh	RXF15EIDL	EID7	EID6	EID5	EID4	EID3	EID2	EID1	EID0	98
E6Eh	RXF15EIDH	EID15	EID14	EID13	EID12	EID11	EID10	EID9	EID8	98
E6Dh	RXF15SIDL	SID2	SID1	SID0	SRR	EXID	_	EID17	EID16	98
E6Ch	RXF15SIDH	SID10	SID9	SID8	SID7	SID6	SID5	SID4	SID3	98
E6Bh	RXF14EIDL	EID7	EID6	EID5	EID4	EID3	EID2	EID1	EID0	98
E6Ah	RXF14EIDH	EID15	EID14	EID13	EID12	EID11	EID10	EID9	EID8	98
E69h	RXF14SIDL	SID2	SID1	SID0	SRR	EXID	_	EID17	EID16	98
E68h	RXF14SIDH	SID10	SID9	SID8	SID7	SID6	SID5	SID4	SID3	98
E67h	RXF13EIDL	EID7	EID6	EID5	EID4	EID3	EID2	EID1	EID0	98
E66h	RXF13EIDH	EID15	EID14	EID13	EID12	EID11	EID10	EID9	EID8	99
E65h	RXF13SIDL	SID2	SID1	SID0	SRR	EXID	_	EID17	EID16	99
E64h	RXF13SIDH	SID10	SID9	SID8	SID7	SID6	SID5	SID4	SID3	99
E63h	RXF12EIDL	EID7	EID6	EID5	EID4	EID3	EID2	EID1	EID0	99
E62h	RXF12EIDH	EID15	EID14	EID13	EID4 EID12	EID11	EID10	EID1 EID9	EID8	99
E61h	RXF12EIDL	SID2	SID1	SID0	SRR	EXID		EID3	EID16	99
E60h	RXF12SIDH	SID10	SID9	SID8	SID7	SID6	SID5	SID4	SID3	99
E5Fh	RXF11EIDL	EID7	EID6	EID5	EID4	EID3	EID2	EID1	EID0	99
E5Eh	RXF11EIDH		EID14	EID13	EID4 EID12	EID3	EID2 EID10	EID1 EID9	EID8	99
		EID15					EIDTU			
E5Dh	RXF11SIDL	SID2	SID1	SID0	SRR SID7	EXID		EID17	EID16	99
E5Ch	RXF11SIDH	SID10	SID9	SID8	SID7	SID6	SID5	SID4	SID3	99
E5Bh	RXF10EIDL	EID7	EID6	EID5	EID4	EID3	EID2	EID1	EID0	99
E5Ah	RXF10EIDH	EID15	EID14	EID13	EID12	EID11	EID10	EID9	EID8	99
E59h	RXF10SIDL	SID2	SID1	SID0	SRR	EXID	-	EID17	EID16	99
E58h	RXF10SIDH	SID10	SID9	SID8	SID7	SID6	SID5	SID4	SID3	99
E57h	RXF9EIDL	EID7	EID6	EID5	EID4	EID3	EID2	EID1	EID0	99
E56h	RXF9EIDH	EID15	EID14	EID13	EID12	EID11	EID10	EID9	EID8	99
E55h	RXF9SIDL	SID2	SID1	SID0	SRR	EXID	-	EID17	EID16	99
E54h	RXF9SIDH	SID10	SID9	SID8	SID7	SID6	SID5	SID4	SID3	99
E53h	RXF8EIDL	EID7	EID6	EID5	EID4	EID3	EID2	EID1	EID0	99
E52h	RXF8EIDH	EID15	EID14	EID13	EID12	EID11	EID10	EID9	EID8	99
E51h	RXF8SIDL	SID2	SID1	SID0	SRR	EXID	_	EID17	EID16	99
E50h	RXF8SIDH	SID10	SID9	SID8	SID7	SID6	SID5	SID4	SID3	99
E4Fh	RXF7EIDL	EID7	EID6	EID5	EID4	EID3	EID2	EID1	EID0	99
E4Eh	RXF7EIDH	EID15	EID14	EID13	EID12	EID11	EID10	EID9	EID8	99
E4Dh	RXF7SIDL	SID2	SID1	SID0	SRR	EXID	—	EID17	EID16	99
E4Ch	RXF7SIDH	SID10	SID9	SID8	SID7	SID6	SID5	SID4	SID3	99
E4Bh	RXF6EIDL	EID7	EID6	EID5	EID4	EID3	EID2	EID1	EID0	99
E4Ah	RXF6EIDH	EID15	EID14	EID13	EID12	EID11	EID10	EID9	EID8	99
E49h	RXF6SIDL	SID2	SID1	SID0	SRR	EXID	—	EID17	EID16	99
E48h	RXF6SIDH	SID10	SID9	SID8	SID7	SID6	SID5	SID4	SID3	99
E47h	RXFCON1	CAN Receive	Filter Control	Register 1						99
E46h	RXFCON0	CAN Receive	Filter Control	Register 0						99
E45h	BRGCON3	WAKDIS	WAKFIL	—	—	—	SEG2PH2	SEG2PH1	SEG2PH0	99
E44h	BRGCON2	SEG2PHTS	SAM	SEG1PH2	SEG1PH1	SEG1PH0	PRSEG2	PRSEG1	PRSEG0	100
E43h	BRGCON1	SJW1	SJW0	BRP5	BRP4	BRP3	BRP2	BRP1	BRP0	100
E42h	TXERRCNT	TEC7	TEC6	TEC5	TEC4	TEC3	TEC2	TEC1	TEC0	100
E41h	RXERRCNT	REC7	REC6	REC5	REC4	REC3	REC2	REC1	REC0	100

TABLE 6-2: PIC18F66K80 FAMILY REGISTER FILE SUMMARY (CONTINUED)

6.3.5 STATUS REGISTER

The STATUS register, shown in Register 6-2, contains the arithmetic status of the ALU. The STATUS register can be the operand for any instruction, as with any other register. If the STATUS register is the destination for an instruction that affects the Z, DC, C, OV or N bits, the write to these five bits is disabled.

These bits are set or cleared according to the device logic. Therefore, the result of an instruction with the STATUS register as destination may be different than intended. For example, CLRF STATUS will set the Z bit but leave the other bits unchanged. The STATUS register then reads back as '000u uluu'.

It is recommended, therefore, that only BCF, BSF, SWAPF, MOVFF and MOVWF instructions be used to alter the STATUS register because these instructions do not affect the Z, C, DC, OV or N bits in the STATUS register.

For other instructions not affecting any Status bits, see the instruction set summaries in Table 29-2 and Table 29-3.

Note: The C and DC bits operate, in subtraction, as borrow and digit borrow bits, respectively.

REGISTER 6-2: STATUS REGISTER

U-0	U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	
	—	_	N	OV	Z	DC ⁽¹⁾	C ⁽²⁾	
bit 7							bit 0	
Logondi								
Legend: R = Read	lahle hit	W = Writable	hit	= Inimpler	nented bit, rea	nd as 'N'		
-n = Value		'1' = Bit is set		'0' = Bit is cle		x = Bit is unkr	างพท	
			•					
bit 7-5	Unimplemer	ted: Read as '	0'					
bit 4	N: Negative I	oit						
	This bit is use (ALU MSB =	•	rithmetic (2's co	omplement). It i	ndicates whet	her the result wa	as negative	
	1 = Result wa 0 = Result wa							
bit 3	OV: Overflow	/ bit						
				omplement). It i) to change stat		verflow of the se	even-bit	
	1 = Overflow 0 = No overfl		gned arithmeti	c (in this arithm	etic operation))		
bit 2	Z: Zero bit							
		lt of an arithme It of an arithme		ration is zero ration is not zei	ю			
bit 1		rry/ <mark>Borrow</mark> bit ⁽¹⁾ ADDLW, SUBI		instructions:				
For ADDWF, ADDLW, SUBLW and SUBWF instructions: 1 = A carry-out from the 4th low-order bit of the result occurred 0 = No carry-out from the 4th low-order bit of the result occurred								
bit 0	C: Carry/Born	row bit ⁽²⁾ ADDLW, SUBI	w and SUBWF i	instructions:				
	1 = A carry-o	ut from the Mo	st Significant b	it of the result of the result of the result				
Note 1:	For borrow, the poperand.	olarity is reverse	ed. A subtractio	on is executed b	by adding the 2	's complement o	of the second	
2:		For borrow, the polarity is reversed. A subtraction is executed by adding the 2's complement of the second						

6.4 Data Addressing Modes

Note:	The execution of some instructions in the
	core PIC18 instruction set are changed
	when the PIC18 extended instruction set is
	enabled. For more information, see
	Section 6.6 "Data Memory and the
	Extended Instruction Set".

While the program memory can be addressed in only one way, through the Program Counter, information in the data memory space can be addressed in several ways. For most instructions, the addressing mode is fixed. Other instructions may use up to three modes, depending on which operands are used and whether or not the extended instruction set is enabled.

The addressing modes are:

- Inherent
- Literal
- Direct
- Indirect

An additional addressing mode, Indexed Literal Offset, is available when the extended instruction set is enabled (XINST Configuration bit = 1). For details on this mode's operation, see Section 6.6.1 "Indexed Addressing with Literal Offset".

6.4.1 INHERENT AND LITERAL ADDRESSING

Many PIC18 control instructions do not need any argument at all. They either perform an operation that globally affects the device or they operate implicitly on one register. This addressing mode is known as Inherent Addressing. Examples of this mode include SLEEP, RESET and DAW.

Other instructions work in a similar way, but require an additional explicit argument in the opcode. This method is known as the Literal Addressing mode because the instructions require some literal value as an argument. Examples of this include ADDLW and MOVLW, which respectively, add or move a literal value to the W register. Other examples include CALL and GOTO, which include a 20-bit program memory address.

6.4.2 DIRECT ADDRESSING

Direct Addressing specifies all or part of the source and/or destination address of the operation within the opcode itself. The options are specified by the arguments accompanying the instruction.

In the core PIC18 instruction set, bit-oriented and byte-oriented instructions use some version of Direct Addressing by default. All of these instructions include some 8-bit literal address as their Least Significant Byte. This address specifies the instruction's data source as either a register address in one of the banks of data RAM (see Section 6.3.3 "General Purpose Register File") or a location in the Access Bank (see Section 6.3.2 "Access Bank").

The Access RAM bit, 'a', determines how the address is interpreted. When 'a' is '1', the contents of the BSR (Section 6.3.1 "Bank Select Register") are used with the address to determine the complete 12-bit address of the register. When 'a' is '0', the address is interpreted as being a register in the Access Bank. Addressing that uses the Access RAM is sometimes also known as Direct Forced Addressing mode.

A few instructions, such as MOVFF, include the entire 12-bit address (either source or destination) in their opcodes. In these cases, the BSR is ignored entirely.

The destination of the operation's results is determined by the destination bit, 'd'. When 'd' is '1', the results are stored back in the source register, overwriting its original contents. When 'd' is '0', the results are stored in the W register. Instructions without the 'd' argument have a destination that is implicit in the instruction, either the target register being operated on or the W register.

6.4.3 INDIRECT ADDRESSING

Indirect Addressing allows the user to access a location in data memory without giving a fixed address in the instruction. This is done by using File Select Registers (FSRs) as pointers to the locations to be read or written to. Since the FSRs are themselves located in RAM as Special Function Registers, they can also be directly manipulated under program control. This makes FSRs very useful in implementing data structures such as tables and arrays in data memory.

The registers for Indirect Addressing are also implemented with Indirect File Operands (INDFs) that permit automatic manipulation of the pointer value with auto-incrementing, auto-decrementing or offsetting with another value. This allows for efficient code using loops, such as the example of clearing an entire RAM bank in Example 6-5. It also enables users to perform Indexed Addressing and other Stack Pointer operations for program memory in data memory.

EXAMPLE 6-5: HOW TO CLEAR RAM (BANK 1) USING INDIRECT ADDRESSING

ıen
2
ith
next
nue

© 2010-2012 Microchip Technology Inc.

6.4.3.1 FSR Registers and the INDF Operand

At the core of Indirect Addressing are three sets of registers: FSR0, FSR1 and FSR2. Each represents a pair of 8-bit registers: FSRnH and FSRnL. The four upper bits of the FSRnH register are not used, so each FSR pair holds a 12-bit value. This represents a value that can address the entire range of the data memory in a linear fashion. The FSR register pairs, then, serve as pointers to data memory locations.

Indirect Addressing is accomplished with a set of Indirect File Operands, INDF0 through INDF2. These can be thought of as "virtual" registers. The operands are

FIGURE 6-8: INDIRECT ADDRESSING

mapped in the SFR space, but are not physically implemented. Reading or writing to a particular INDF register actually accesses its corresponding FSR register pair. A read from INDF1, for example, reads the data at the address indicated by FSR1H:FSR1L.

Instructions that use the INDF registers as operands actually use the contents of their corresponding FSR as a pointer to the instruction's target. The INDF operand is just a convenient way of using the pointer.

Because Indirect Addressing uses a full 12-bit address, data RAM banking is not necessary. Thus, the current contents of the BSR and the Access RAM bit have no effect on determining the target address.



6.4.3.2 FSR Registers and POSTINC, POSTDEC, PREINC and PLUSW

In addition to the INDF operand, each FSR register pair also has four additional indirect operands. Like INDF, these are "virtual" registers that cannot be indirectly read or written to. Accessing these registers actually accesses the associated FSR register pair, but also performs a specific action on its stored value.

These operands are:

- POSTDEC Accesses the FSR value, then automatically decrements it by '1' afterwards
- POSTINC Accesses the FSR value, then automatically increments it by '1' afterwards
- PREINC Increments the FSR value by '1', then uses it in the operation
- PLUSW Adds the signed value of the W register (range of -127 to 128) to that of the FSR and uses the new value in the operation

In this context, accessing an INDF register uses the value in the FSR registers without changing them. Similarly, accessing a PLUSW register gives the FSR value, offset by the value in the W register, with neither value actually changed in the operation. Accessing the other virtual registers changes the value of the FSR registers.

Operations on the FSRs with POSTDEC, POSTINC and PREINC affect the entire register pair. Rollovers of the FSRnL register, from FFh to 00h, carry over to the FSRnH register. On the other hand, results of these operations do not change the value of any flags in the STATUS register (for example, Z, N and OV bits).

The PLUSW register can be used to implement a form of Indexed Addressing in the data memory space. By manipulating the value in the W register, users can reach addresses that are fixed offsets from pointer addresses. In some applications, this can be used to implement some powerful program control structure, such as software stacks, inside of data memory.

6.4.3.3 Operations by FSRs on FSRs

Indirect Addressing operations that target other FSRs or virtual registers represent special cases. For example, using an FSR to point to one of the virtual registers will not result in successful operations.

As a specific case, assume that the FSR0H:FSR0L registers contain FE7h, the address of INDF1. Attempts to read the value of the INDF1, using INDF0 as an operand, will return 00h. Attempts to write to INDF1, using INDF0 as the operand, will result in a NOP.

On the other hand, using the virtual registers to write to an FSR pair may not occur as planned. In these cases, the value will be written to the FSR pair, but without any incrementing or decrementing. Thus, writing to INDF2 or POSTDEC2 will write the same value to the FSR2H:FSR2L.

Since the FSRs are physical registers mapped in the SFR space, they can be manipulated through all direct operations. Users should proceed cautiously when working on these registers, however, particularly if their code uses Indirect Addressing.

Similarly, operations by Indirect Addressing are generally permitted on all other SFRs. Users should exercise the appropriate caution, so that they do not inadvertently change settings that might affect the operation of the device.

6.5 Program Memory and the Extended Instruction Set

The operation of program memory is unaffected by the use of the extended instruction set.

Enabling the extended instruction set adds five additional two-word commands to the existing PIC18 instruction set: ADDFSR, CALLW, MOVSF, MOVSS and SUBFSR. These instructions are executed as described in Section 6.2.4 "Two-Word Instructions".

6.6 Data Memory and the Extended Instruction Set

Enabling the PIC18 extended instruction set (XINST Configuration bit = 1) significantly changes certain aspects of data memory and its addressing. Using the Access Bank for many of the core PIC18 instructions introduces a new addressing mode for the data memory space. This mode also alters the behavior of Indirect Addressing using FSR2 and its associated operands.

What does not change is just as important. The size of the data memory space is unchanged, as well as its linear addressing. The SFR map remains the same. Core PIC18 instructions can still operate in both Direct and Indirect Addressing mode. Inherent and literal instructions do not change at all. Indirect Addressing with FSR0 and FSR1 also remains unchanged.

6.6.1 INDEXED ADDRESSING WITH LITERAL OFFSET

Enabling the PIC18 extended instruction set changes the behavior of Indirect Addressing using the FSR2 register pair and its associated file operands. Under the proper conditions, instructions that use the Access Bank – that is, most bit-oriented and byte-oriented instructions – can invoke a form of Indexed Addressing using an offset specified in the instruction. This special addressing mode is known as Indexed Addressing with Literal Offset or the Indexed Literal Offset mode.

When using the extended instruction set, this addressing mode requires the following:

- Use of the Access Bank ('a' = 0)
- A file address argument that is less than or equal to 5Fh

Under these conditions, the file address of the instruction is not interpreted as the lower byte of an address (used with the BSR in Direct Addressing) or as an 8-bit address in the Access Bank. Instead, the value is interpreted as an offset value to an Address Pointer specified by FSR2. The offset and the contents of FSR2 are added to obtain the target address of the operation.

6.6.2 INSTRUCTIONS AFFECTED BY INDEXED LITERAL OFFSET MODE

Any of the core PIC18 instructions that can use Direct Addressing are potentially affected by the Indexed Literal Offset Addressing mode. This includes all byte-oriented and bit-oriented instructions, or almost one-half of the standard PIC18 instruction set. Instructions that only use Inherent or Literal Addressing modes are unaffected.

Additionally, byte-oriented and bit-oriented instructions are not affected if they do not use the Access Bank (Access RAM bit = 1), or include a file address of 60h or above. Instructions meeting these criteria will continue to execute as before. A comparison of the different possible addressing modes when the extended instruction set is enabled is shown in Figure 6-9.

Those who desire to use byte-oriented or bit-oriented instructions in the Indexed Literal Offset mode should note the changes to assembler syntax for this mode. This is described in more detail in Section 29.2.1 "Extended Instruction Syntax".

FIGURE 6-9: COMPARING ADDRESSING OPTIONS FOR BIT-ORIENTED AND BYTE-ORIENTED INSTRUCTIONS (EXTENDED INSTRUCTION SET ENABLED)

EXAMPLE INSTRUCTION: ADDWF, f, d, a (Opcode: 0010 01da ffff ffff)

When a = 0 and $f \ge 60h$:

The instruction executes in Direct Forced mode. 'f' is interpreted as a location in the Access RAM between 060h and FFFh. This is the same as locations, F60h to FFFh, (Bank 15) of data memory.

Locations below 060h are not available in this addressing mode.



When a = 0 and $f \le 5Fh$:

The instruction executes in Indexed Literal Offset mode. 'f' is interpreted as an offset to the address value in FSR2. The two are added together to obtain the address of the target register for the instruction. The address can be anywhere in the data memory space.

Note that in this mode, the correct syntax is now: ADDWF [k], d where 'k' is the same as 'f'.

When a = 1 (all values of f):

The instruction executes in Direct mode (also known as Direct Long mode). 'f' is interpreted as a location in one of the 16 banks of the data memory space. The bank is designated by the Bank Select Register (BSR). The address can be in any implemented bank in the data memory space.

6.6.3 MAPPING THE ACCESS BANK IN INDEXED LITERAL OFFSET MODE

The use of Indexed Literal Offset Addressing mode effectively changes how the lower part of Access RAM (00h to 5Fh) is mapped. Rather than containing just the contents of the bottom part of Bank 0, this mode maps the contents from Bank 0 and a user-defined "window" that can be located anywhere in the data memory space.

The value of FSR2 establishes the lower boundary of the addresses mapped into the window, while the upper boundary is defined by FSR2 plus 95 (5Fh). Addresses in the Access RAM above 5Fh are mapped as previously described. (See **Section 6.3.2 "Access Bank**".) An example of Access Bank remapping in this addressing mode is shown in Figure 6-10. Remapping the Access Bank applies *only* to operations using the Indexed Literal Offset mode. Operations that use the BSR (Access RAM bit = 1) will continue to use Direct Addressing as before. Any Indirect or Indexed Addressing operation that explicitly uses any of the indirect file operands (including FSR2) will continue to operate as standard Indirect Addressing. Any instruction that uses the Access Bank, but includes a register address of greater than 05Fh, will use Direct Addressing and the normal Access Bank map.

6.6.4 BSR IN INDEXED LITERAL OFFSET MODE

Although the Access Bank is remapped when the extended instruction set is enabled, the operation of the BSR remains unchanged. Direct Addressing, using the BSR to select the data memory bank, operates in the same manner as previously described.

FIGURE 6-10: REMAPPING THE ACCESS BANK WITH INDEXED LITERAL OFFSET ADDRESSING



7.0 FLASH PROGRAM MEMORY

The Flash program memory is readable, writable and erasable during normal operation over the entire VDD range.

A read from program memory is executed on one byte at a time. A write to program memory is executed on blocks of 64 bytes at a time. Program memory is erased in blocks of 64 bytes at a time. A bulk erase operation may not be issued from user code.

Writing or erasing program memory will cease instruction fetches until the operation is complete. The program memory cannot be accessed during the write or erase, therefore, code cannot execute. An internal programming timer terminates program memory writes and erases.

A value written to program memory does not need to be a valid instruction. Executing a program memory location that forms an invalid instruction results in a NOP.

7.1 Table Reads and Table Writes

In order to read and write program memory, there are two operations that allow the processor to move bytes between the program memory space and the data RAM:

- Table Read (TBLRD)
- Table Write (TBLWT)

The program memory space is 16 bits wide, while the data RAM space is 8 bits wide. Table reads and table writes move data between these two memory spaces through an 8-bit register (TABLAT).

Table read operations retrieve data from program memory and place it into the data RAM space. Figure 7-1 shows the operation of a table read with program memory and data RAM.

Table write operations store data from the data memory space into holding registers in program memory. The procedure to write the contents of the holding registers into program memory is detailed in **Section 7.5** "Writing **to Flash Program Memory**". Figure 7-2 shows the operation of a table write with program memory and data RAM.

Table operations work with byte entities. A table block containing data, rather than program instructions, is not required to be word-aligned. Therefore, a table block can start and end at any byte address. If a table write is being used to write executable code into program memory, program instructions will need to be word-aligned.

FIGURE 7-1: TABLE READ OPERATION



FIGURE 7-2: TABLE WRITE OPERATION



7.2 Control Registers

Several control registers are used in conjunction with the TBLRD and TBLWT instructions. These include the:

- EECON1 register
- EECON2 register
- TABLAT register
- TBLPTR registers

7.2.1 EECON1 AND EECON2 REGISTERS

The EECON1 register (Register 7-1) is the control register for memory accesses. The EECON2 register, not a physical register, is used exclusively in the memory write and erase sequences. Reading EECON2 will read all '0's.

The EEPGD control bit determines if the access is a program or data EEPROM memory access. When clear, any subsequent operations operate on the data EEPROM memory. When set, any subsequent operations operate on the program memory.

The CFGS control bit determines if the access is to the Configuration registers or to program memory/data EEPROM memory. When set, subsequent operations operate on Configuration registers regardless of EEPGD (see Section 28.0 "Special Features of the CPU"). When clear, memory selection access is determined by EEPGD. The FREE bit, when set, allows a program memory erase operation. When FREE is set, the erase operation is initiated on the next WR command. When FREE is clear, only writes are enabled.

The WREN bit, when set, allows a write operation. On power-up, the WREN bit is clear. The WRERR bit is set in hardware when the WR bit is set and cleared when the internal programming timer expires and the write operation is complete.

Note:	During normal operation, the WRERR is			
	read as '1'. This can indicate that a write			
	operation was prematurely terminated by			
	a Reset, or a write operation was			
	attempted improperly.			

The WR control bit initiates write operations. The bit cannot be cleared, only set, in software. It is cleared in hardware at the completion of the write operation.

Note: The EEIF interrupt flag bit (PIR4<6>) is set when the write is complete. It must be cleared in software.

REGISTER 7-1: EECON1: EEPROM CONTROL REGISTER 1

R/W-x	R/W-x	U-0	R/W-0	R/W-x	R/W-0	R/S-0	R/S-0
EEPGD	CFGS	—	FREE	WRERR ⁽¹⁾	WREN	WR	RD
bit 7							bit 0

Legend:	S = Settable bit		
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7	EEPGD: Flash Program or Data EEPROM Memory Select bit
	1 = Accesses Flash program memory
	0 = Accesses data EEPROM memory
bit 6	CFGS: Flash Program/Data EEPROM or Configuration Select bit
	1 = Accesses Configuration registers
	0 = Accesses Flash program or data EEPROM memory
bit 5	Unimplemented: Read as '0'
bit 4	FREE: Flash Row Erase Enable bit
	1 = Erases the program memory row addressed by TBLPTR on the next WR command
	(cleared by completion of erase operation)
	0 = Performs write-only
bit 3	WRERR: Flash Program/Data EEPROM Error Flag bit ⁽¹⁾
	1 = A write operation is prematurely terminated (any Reset during self-timed programming in normal
	operation or an improper write attempt)
	0 = The write operation completed
bit 2	WREN: Flash Program/Data EEPROM Write Enable bit
	1 = Allows write cycles to Flash program/data EEPROM
	0 = Inhibits write cycles to Flash program/data EEPROM
bit 1	WR: Write Control bit
	1 = Initiates a data EEPROM erase/write cycle or, a program memory erase cycle or write cycle.
	(The operation is self-timed and the bit is cleared by hardware once the write is complete. The WR bit can only be set (not cleared) in software.)
	0 = Write cycle to the EEPROM is complete
bit 0	RD: Read Control bit
DILU	
	1 = Initiates an EEPROM read (Read takes one cycle. RD is cleared in hardware. The RD bit can only
	be set (not cleared) in software. RD bit cannot be set when EEPGD = 1 or CFGS = 1.)
	0 = Does not initiate an EEPROM read

Note 1: When a WRERR occurs, the EEPGD and CFGS bits are not cleared. This allows tracing of the error condition.

7.2.2 TABLAT – TABLE LATCH REGISTER

The Table Latch (TABLAT) is an eight-bit register mapped into the SFR space. The Table Latch register is used to hold 8-bit data during data transfers between program memory and data RAM.

7.2.3 TBLPTR – TABLE POINTER REGISTER

The Table Pointer (TBLPTR) register addresses a byte within the program memory. The TBLPTR is comprised of three SFR registers: Table Pointer Upper Byte, Table Pointer High Byte and Table Pointer Low Byte (TBLPTRU:TBLPTRH:TBLPTRL). These three registers join to form a 22-bit wide pointer. The low-order 21 bits allow the device to address up to 2 Mbytes of program memory space. The 22nd bit allows access to the Device ID, the User ID and the Configuration bits.

The Table Pointer register, TBLPTR, is used by the TBLRD and TBLWT instructions. These instructions can update the TBLPTR in one of four ways, based on the table operation. These operations are shown in Table 7-1 and only affect the low-order 21 bits.

7.2.4 TABLE POINTER BOUNDARIES

TBLPTR is used in reads, writes and erases of the Flash program memory.

When a TBLRD is executed, all 22 bits of the TBLPTR determine which byte is read from program memory into TABLAT.

When a TBLWT is executed, the six LSbs of the Table Pointer register (TBLPTR<5:0>) determine which of the 64 program memory holding registers is written to. When the timed write to program memory begins (via the WR bit), the 16 MSbs of the TBLPTR (TBLPTR<21:6>) determine which program memory block of 64 bytes is written to. For more detail, see Section 7.5 "Writing to Flash Program Memory".

When an erase of program memory is executed, the 16 MSbs of the Table Pointer register (TBLPTR<21:6>) point to the 64-byte block that will be erased. The Least Significant bits (TBLPTR<5:0>) are ignored.

Figure 7-3 describes the relevant boundaries of TBLPTR based on Flash program memory operations.

TABLE 7-1: TABLE POINTER OPERATIONS WITH TBLRD AND TBLWT INSTRUCTIONS

Example	Operation on Table Pointer
TBLRD* TBLWT*	TBLPTR is not modified
TBLRD*+ TBLWT*+	TBLPTR is incremented after the read/write
TBLRD*- TBLWT*-	TBLPTR is decremented after the read/write
TBLRD+* TBLWT+*	TBLPTR is incremented before the read/write

FIGURE 7-3: TABLE POINTER BOUNDARIES BASED ON OPERATION



7.3 Reading the Flash Program Memory

The TBLRD instruction is used to retrieve data from program memory and places it into data RAM. Table reads from program memory are performed one byte at a time.

TBLPTR points to a byte address in program space. Executing TBLRD places the byte pointed to into TABLAT. In addition, TBLPTR can be modified automatically for the next table read operation.

The internal program memory is typically organized by words. The Least Significant bit of the address selects between the high and low bytes of the word. Figure 7-4 shows the interface between the internal program memory and the TABLAT.

FIGURE 7-4: READS FROM FLASH PROGRAM MEMORY



EXAMPLE 7-1: READING A FLASH PROGRAM MEMORY WORD

READ WOR	MOVLW MOVWF MOVLW MOVWF MOVLW MOVWF	CODE_ADDR_UPPER TBLPTRU CODE_ADDR_HIGH TBLPTRH CODE_ADDR_LOW TBLPTRL	; Load TBLPTR with the base ; address of the word
READ_WOR	TBLRD*	+	; read into TABLAT and increment
	MOVF	TABLAT, W	; get data
	MOVWF	WORD_EVEN	
	TBLRD*	+	; read into TABLAT and increment
	MOVF	TABLAT, W	; get data
	MOVF	WORD_ODD	

7.4 Erasing Flash Program Memory

The erase blocks are 32 words or 64 bytes.

Word erase in the Flash array is not supported.

When initiating an erase sequence from the microcontroller itself, a block of 64 bytes of program memory is erased. The Most Significant 16 bits of the TBLPTR<21:6> point to the block being erased. The TBLPTR<5:0> bits are ignored.

The EECON1 register commands the erase operation. The EEPGD bit must be set to point to the Flash program memory. The WREN bit must be set to enable write operations. The FREE bit is set to select an erase operation.

For protection, the write initiate sequence for EECON2 must be used.

A long write is necessary for erasing the internal Flash. Instruction execution is halted while in a long write cycle. The long write will be terminated by the internal programming timer.

7.4.1 FLASH PROGRAM MEMORY ERASE SEQUENCE

The sequence of events for erasing a block of internal program memory location is:

- 1. Load the Table Pointer register with the address of row to be erased.
- 2. Set the EECON1 register for the erase operation:
 - · Set the EEPGD bit to point to program memory
 - Clear the CFGS bit to access program memory
 - · Set the WREN bit to enable writes
 - · Set the FREE bit to enable the erase
- 3. Disable the interrupts.
- 4. Write 55h to EECON2.
- 5. Write 0AAh to EECON2.
- Set the WR bit. This begins the row erase cycle. The CPU will stall for the duration of the erase for TIW. (See Parameter D133A.)
- 7. Re-enable interrupts.

	MOVLW MOVWF MOVLW MOVWF MOVLW MOVWF	CODE_ADE TBLPTRU CODE_ADE TBLPTRH CODE_ADE TBLPTRL	_		load TBLPTR with the base address of the memory block
ERASE_ROW					
	BSF	EECON1,	EEPGD	;	point to Flash program memory
	BCF	EECON1,	CFGS	;	access Flash program memory
	BSF	EECON1,	WREN	;	enable write to memory
	BSF	EECON1,	FREE	;	enable Row Erase operation
	BCF	INTCON,	GIE	;	disable interrupts
Required	MOVLW	55h			
Sequence	MOVWF	EECON2		;	write 55h
	MOVLW	0AAh			
	MOVWF	EECON2		;	write OAAh
	BSF	EECON1,	WR	;	start erase (CPU stall)
	BSF	INTCON,	GIE	;	re-enable interrupts

EXAMPLE 7-2: ERASING A FLASH PROGRAM MEMORY ROW

7.5 Writing to Flash Program Memory

The programming blocks are 32 words or 64 bytes.

Word or byte programming is not supported.

Table writes are used internally to load the holding registers needed to program the Flash memory. There are 64 holding registers for programming by the table writes.

Since the Table Latch (TABLAT) is only a single byte, the TBLWT instruction may need to be executed 64 times for each programming operation. All of the table write operations will essentially be short writes because only the holding registers are written. At the end of updating the 64 or 128 holding registers, the EECON1 register must be written to in order to start the programming operation with a long write.

The long write is necessary for programming the internal Flash. Instruction execution is halted while in a long write cycle. The long write is terminated by the internal programming timer. The EEPROM on-chip timer controls the write time. The write/erase voltages are generated by an on-chip charge pump, rated to operate over the voltage range of the device.

Note: The default value of the holding registers on device Resets and after write operations is FFh. A write of FFh to a holding register does not modify that byte. This means that individual bytes of program memory may be modified, provided that the change does not attempt to change any bit from a '0' to a '1'. When modifying individual bytes, it is not necessary to load all 64 holding registers before executing a write operation.



7.5.1 FLASH PROGRAM MEMORY WRITE SEQUENCE

The sequence of events for programming an internal program memory location should be:

- 1. Read the 64 bytes into RAM.
- 2. Update the data values in RAM as necessary.
- 3. Load the Table Pointer register with the address being erased.
- 4. Execute the row erase procedure.
- 5. Load the Table Pointer register with the address of the first byte being written.
- 6. Write the 64 bytes into the holding registers with auto-increment.
- 7. Set the EECON1 register for the write operation:
 - Set the EEPGD bit to point to program memory
 - · Clear the CFGS bit to access program memory
 - · Set the WREN to enable byte writes
- 8. Disable the interrupts.

- 9. Write 55h to EECON2.
- 10. Write 0AAh to EECON2.
- Set the WR bit. This will begin the write cycle. The CPU will stall for the duration of the write for Tiw (see Parameter D133A).
- 12. Re-enable the interrupts.
- 13. Verify the memory (table read).

An example of the required code is shown in Example 7-3 on the following page.

Note: Before setting the WR bit, the Table Pointer address needs to be within the intended address range of the 64 bytes in the holding register.

EXAMPLE 7-3: WRITING TO FLASH PROGRAM MEMORY

MOVLW SIZE_OP_ALOCK ; number of bytes in erase block MOVUW MOVTW SUFFER_ADDR_HIGH ; point to buffer MOVUW SUFFER_ADDR_LOW ; address of the memory block MOVUW CODE_ADDR_UPPER ; Load TELPTR with the base MOVUW CODE_ADDR_UPPER ; address of the memory block MOVUW CODE_ADDR_UPPER ; read into TABLAT, and inc MOVUW TELPTRE ; get data MOVUW CODE_ADDR_HIGH ; otore data MOVUW TABLAT, W ; get data MOVUW TABLAT, W ; get data MOVUW PERCE ; done? BAR READ_BLOCK ; repeat MODIFY_WORD MOVUW NOTA_ADDR_HIGH MOVUW NOTA_ADDR_HIGH ; point to buffer MOVUW NOTA_ADDR_HIGH ; load TELPTR BAR READ_BLOCK ; repeat MOVUW NOTA_ADDR_HIGH ; point to buffer MOVUW NOVUW NOTA_ADDR_HIGH ; done? MOVUW NOVUW NOVUW ; address of the memory block MOVUW NOVUW <t< th=""><th>EXAIVIPLE 7-3:</th><th>VVRI</th><th>TING TO FLASH PROG</th><th>iκa</th><th></th><th></th></t<>	EXAIVIPLE 7-3:	VVRI	TING TO FLASH PROG	iκa		
MOVING BUFFER, ADDR_BIGH ; point to buffer MOVING BUFFER, ADDR_LOW MOVING MOVING CODE_ADDR_LOPER ; Load TBLPTR with the base MOVING CODE_ADDR_HIGH ; address of the memory block MOVING CODE_ADDR_LOW ; address of the memory block MOVING CODE_ADDR_LOW ; address of the memory block MOVING TELTRIK ; read into TABLAT, and inc MOVING TELTRIK ; done? BRA RRAD_BLOCK ; repeat MODIFY_NORD DATA_ADDR_HIGH ; point to buffer MOVING DATA_ADDR_HIGH ; point to buffer MOVING MOVING DATA_ADDR_LOW ; update buffer word MOVING MOVING TABLETRU ; address of the memory block MOVING MOVING TABLETRU ; iddress of the memory block MOVING MOVING TABLET ; point to Flash program memory BSF EECONI, CFOS ; access Flash program memory BSF EECONI, CFOS ; access Flash program memory </th <th></th> <th></th> <th></th> <th>;</th> <th>number of bytes in erase block</th> <th></th>				;	number of bytes in erase block	
MOVIAM BUFFER_ADDR_LOW NOVWE CODE_ADDR_UPPER ; Load TELPTE with the base NOVE TELTTUS ; address of the memory block NOVE TODE_ADDR_LOW ; address of the memory block NOVE TELTTUS ; read into TABLAT, and inc NOVE TELTTHE ; get data NOVE TABLAT, W ; get data NOVE FSROH ; one? BBA READ_BLOCK ; repeat MOULPY_WORD NOVE ; address of the memory NOVE BATA_ADDR_HIGH ; point to buffer NOVE FSROL ; wordat Buffer word NOVE CODE_ADDR_LOW ; update buffer word NOVE CODE_ADDR_LOW ; address of the memory block NOVE CODE_ADDR_LOW ; address of the memory block NOVE CODE_ADDR_LOW ; address of the memory<				;	point to buffer	
MOUWP FERL MOVUM CODE_ADDR_UPPER MOVUM CODE_ADDR_LUPPER MOVUM CODE_ADDR_LUP MOVUM CODE_ADDR_LUM MOVUM CODE_ADDR_LOW MOVUM CODE_ADDR_LOW MOVUM TELFTRL NOVE TABLAT, W ; get data DECFS2 COUNTER ; done? BRA READ_BLOCK ; repeat MOULY DATA_ADDR_HIGH ; point to buffer MOVUM DATA_ADDR_LOW NOVUM PARA_ADDR_LOW NOVUM FERLOT NOVUM CODE_ADDR_LOW NOVUM FERLOT NOVUM DATA_ADDR_LOW NOVUM PATA_ADDR_LOW NOVUM PATA_ADDR_LOW NOVUM PATA_ADDR_LOW NOVUM PATA_ADDR_LOW NOVUM PATA_ADDR_LOW NOVUM FERLOT NOVUM CODE_ADDR_LOW NOVUM FERLOT NOVUM CODE_ADDR_LOW NOVUM TELETTL NOVUM CODE_ADDR_LOW NOVUM TELETTL NOVUM CODE_ADDR_LOW NOVUM TELETTL NOVUM TELETTL BSF EECON1, FEED ; point to Plash program memory BSF EECON1, FEED ; enable Now France NOVUM SFANCE NOVUM SFANCE NOVUM SFANCE NOVUM SFANCE NOVUM SFANCE NOVUM SFANCE NOVUM CODE_ADDR_LOW NOVUM TELETTL BSF EECON1, FEED ; enable Now France NOVUM SFANCE NOVUM STALE_OF_BLOCK NOVUM SFANCE NOVUM STALE_ADDR_LOW NOVUM STALE_ADDR_NOVUM STALE NOVUM STALE_ADDR_LOW NOVUM STALE_ADDR_NOVUM STALE NOVUM STALE_ADDR_NOVUM STALE NOV		MOVWF	FSROH			
<pre>WOULN CODE_ADDR_UPPER ; Load TELPTE with the base WOUWF TELFTRU WOULN CODE_ADDR_HIGH WOUWF CODE_ADDR_LOW WOUWF TELFTEK FEAD_BLOCK : read into TABLAT, and inc MOUWF TABLAT, W ; get data DECFS2 COUNTER ; done? BRA READ_BLOCK ; repeat NODIFY_NORD WITH DATA_ADDR_HIGH ; point to buffer WOUWF FSRUH WOUWF FSRUH WOUWF FSRUH WOUWF POSTINCO ; update buffer word WOUWF POSTINCO ; load TBLPTE with the base WOUWF INDFO ERASE_BLOCK ; repeat WOUWF CODE_ADDR_UPPER ; load TBLPTE with the base WOUWF INDFO ERASE_BLOCK ; code_ADDR_UPPER ; load TBLPTE with the base WOUWF TBLFTEN ; address of the memory block WOUWF CODE_ADDR_UPPER ; load TBLPTE with the base WOUWF TBLFTEN ; address of the memory block WOUWF TBLFTEN ; anale write to memory BSF EECON1, EEFGD ; point to Flash program memory BSF EECON1, EEFGD ; inthe rase (CEU stall) BSF EECON1, FEE ; inable Kow Frase operation BCF INTCON, GIE ; disable interrupts WOUWF SECON2 ; write S5h Sequence MOUWN WAR EECON2 ; write S5h BSF EECON1, WR ; start erase (CEU stall) BSF INTOON, GIE ; tra-enable interrupts MOUWF FSRUH WOUWF FSRUH WOUWF FSRUH WOUWF SECON2 ; get low byte of buffer data MOUWN SUFFER_ADDR_LOW WOUWF FSRUH WOUWF TABLAT WOUWF TABLAT WOUWF TABLAT WOUWF TABLAT WOUWF TABLAT WOUWF TABLAT WOUWF TABLAT WOUWF FSRUH WOUWF TABLAT WOUWF FSRUH WOUWF FSRUH WOUWF TABLAT WOUWF TABLAT WOUWF FSRUH WOUWF TABLAT WOUWF TABLAT WOUTH SUFFER_ADDR_LOW WOUWF TABLFEN HAB</pre>		MOVLW	BUFFER_ADDR_LOW			
MOVUM TBLPTRU ; address of the memory block MOVIM CODE_ADDR_LOW ; MOVUM CODE_ADDR_LOW ; MOVUM CODE_ADDR_LOW ; MOVUM TBLPTRL ; READ_BLOCK ; read into TABLAT, and inc MOVF TABLAT, W ; get data MOVF TABLAT, W ; get data MOVF TABLAT, W ; get data DECFS2 COUNTER ; done BRA READ_BLOCK ; repeat MOULN DATA_ADDR_LOW ; point to buffer MOVIN DATA_ADDR_LOW ; update buffer word MOVIN DATA_ADDR_LOW ; update buffer word MOVIN NOVE PSDITNCO ; address of the memory block MOVIN NOVE DATA_ADDR_LOW ; update buffer word MOVIN NOVE DATA_ADDR_LOW ; update buffer word MOVIN CODE_ADDR_LOW ; address of the memory block MOVIN CODE_ADDR_LOW <td></td> <td>MOVWF</td> <td>FSROL</td> <td></td> <td></td> <td></td>		MOVWF	FSROL			
MOVIANCODE_ADDR_HIGH MOVINFTELPTRH TELPTRH MOVINFCODE_ADDR_LOW CODE_ADDR_LOW MOVINFREAD_BLOCK: read into TABLAT, and inc movinfREAD_BLOCK: store data done?BRAREAD_BLOCKBRAREAD_BLOCKBRAREAD_BLOCKWOUNFPOSTINCO DECFSZ COUNTERBRAREAD_BLOCKBRAREAD_BLOCKWOUNFPOSTINCO POSTINCO DATA_ADDR_LOWMOVUNFPSROH MOVUNFMOVUNFPSROH MOVUNFMOVUNFPOSTINCO POSTINCO MOVUNFPOSTINCO MOVUNF: update buffer wordMOVUNFPOSTINCO POSTINCO MOVUNFERASE_BLOCK: load TBLPTR with the base : ddress of the memory blockMOVUNFTBLPTRU TBLPTRU : address of the memory blockMOVUNFTBLPTRU : address of the memory blockMOVUNFCODE_ADDR_LOPEN MOVUNFMOVUNFTBLPTRU : access Plash program memory BSFBSFEECONI, EEPGD : point to Plash program memory is access Plash program memory is access Plash program memory BSFBSFEECONI, NREN : canale write to memory is data interruptsBSFEECONI, NREN : diable interruptsBSFEECONI, NREN : diable interrupts is data trace (CPU stall)MOVINFSFROL WOUNF PSROLMOVINFSFROL : write 0AAh BSFBSFINTCON, GIE : diable interrupts is data to table interrupts id during registerMOVINFSFROL : write 0AAh BSF						
READ_BLOCK NOVWF TBLFTH NOVING CODE_ADDR_LOW NOVNF TBLFTK READ_BLOCK TBLFT*+ ; read into TABLAT, and inc DECFS2 COUNTRR ; get data NOVINF DATA_ADDR_HIGH ; point to buffer NOVINF PSR0H NOVINF PSR0H NOVINF PSR0H NOVINF NDF0 ERASE_BLOCK ROVINF NDF0 ERASE_BLOCK NOVINF TBLFTKL BSF ECCON1, CFGS ; access Flash program memory DSF EECON1, EREGD ; get interrupts DSF EECON1, EREGD ; write 55h Sequence NOVINF SECON2 ; write 55h Sequence NOVINF DECFS1 ; dashle interrupts TBLEFTH NOVINF DECON2 ; write 55h Sequence NOVINF SECON2 ; write 55h NOVINF SECON2 ; write 55h NOVINF SECON2 ; write 55h Sequence NOVINF SECON2 ; write 55h NOVINF SECON2 ; write 55h Sequence NOVINF SECON2 ; write 55h NO				;	address of the memory block	
NOVEWCODE_ADDR_LOW TBLPTELREAD_BLOCKTBLRD**; read into TABLAT, and incNOVEFTABLAT, W; get dataNOVEFTABLAT, W; get dataNOVEFPOSTINCO; store dataDECSTO2COUNTER; done?BRAREAD_BLOCK; repeatNODIFY_NORDNOVEFFSR0HNOVEFPOSTINCO; update buffer wordNOVEFNOVEFFSR0ENOVEFPOSTINCO; update buffer wordNOVEFPOSTINCO; update buffer wordNOVEFNOVEFFSR0ENOVEFFSR0E; load TBLPTR with the baseNOVEFFELTER; address of the memory blockNOVEFTBLPTRH; point to Flash program memoryBSFBSCON1, SEPON; access Flash program memoryBSFBSCON1, CRGS; access Flash program memoryBSFBSCON1, SEPON; write 0AhhBSFESCON1, CRGS; access Flash program memoryBSFBSCON1, SEPON; write 0AhhBSFESCON1, CRGS; access Flash program memoryBSFBSCON2; write 0AhhBSFESCON1, CRGS; access Flash program memoryBSFBSCON1, WREN; start erase (CPU stall)NOVEFSEON2; write 0AhhBSFESCON1, CRGS; start erase (CPU stall)NOVEFSEON2; write 0AhhBSFBSFO; start erase (CPU stall)NOVEFSEON2; write 0AhhBSFESCON1, CRGS						
NOVWFTBLDTRLFEAD_BLOCK; read into TABLAT, and incMOVFTABLAT, WNOVFTABLAT, WNOVFPOSTINCOBRAREAD_BLOCKNOUTYFDATA_ADDR_HIGHNOUTYFPSRDNOUTYFNOVTWNOVTWDATA_ADDR_HIGHNOVTWPATA_ADDR_LOWNOVTWPSTINCONOVTWSCONDR_LOWNOVTWCODE_ADDR_LOWNOVTWCODE_ADDR_LOWNOVTWCODE_ADDR_LOWNOVTWSEFSEFEECONI, KEESSEFEECONI, KEESSEFEECONI, KEESSEFEECONI, KEESSEFEECONI, KEESSEFEECONI, KEESSEFINTCON, GIESEFINTCON, GIESERINTCON, GIES						
READ_BLOCK TBLRD*+ ; read into TABLAT, and inc MOVEF TABLAT, W ; get data MOVEF POSTINCO ; store data BRA READ_BLOCK ; repeat MODIFY_NORD MOVLW DATA_ADDR_HIGH ; point to buffer MOVIN DATA_ADDR_LOW ; oupdate buffer word MOVEN MOVEN NEW_DATA_LOW ; update buffer word MOVEN NEW_DATA_LOW ; address of the memory block MOVEN CODE_ADDR_LOW ; address of the memory block MOVEN CODE_ADDR_LOW ; point to Flash program memory BSF EECONI, KEESO ; point to Flash program memory BSF EECONI, KEE ; enable write to memory BSF EECONI, REE ; enable interrupts Required MOVEN SSh ; write 0Ah						
TBLRD*+; read into TABLAT, and incMOVFTABLAT, W; get dataMOVFPOSTINCO; store dataDECFSZCOUNTER; done?BRAREAD_BLOCK; repeatMOULWDATA_ADDR_HIGH; point to bufferMOVWFPSRUH; update buffer wordMOVWFPSRUH; update buffer wordMOVWFPSRUH; update buffer wordMOVWFPOSTINCO; update buffer wordMOVWFPOSTINCO; address of the memory blockMOVWFNEW_DATA_HIGH; address of the memory blockMOVWFTBLPTH; address of the memory blockMOVWFCODE_ADDR_HIGH; address of the memoryMOVWFTBLPTH; address of the memoryBCFEECON1, EEPGD; point to Flash program memoryBCFEECON1, EEPGD; address flash program memoryBCFEECON1, FREE; anable write to memoryBCFEECON1, CFGS; access Flash program memoryBCFEECON1, GIE; disable interruptsMOVUWEECON2; write 55hSequenceMOVWFEECON2; write 0AAhBSFEECON1, WR; start erase (CFU stall)MOVUMUSFFER_ADDR_LOW; point to bufferMOVUMSESC; disable interruptsMOVUMSESCON2; write 0AAhBSFECON1, GIE; dummy read decrementMOVUMSUPFER_ADDR_LOW; point to bufferMOVUMSESCON2; write 0AAhMOVUM <td< td=""><td>READ BLOCK</td><td>MOVWF</td><td>IBLFIRL</td><td></td><td></td><td></td></td<>	READ BLOCK	MOVWF	IBLFIRL			
MOVFTABLAT, W; get dataMOVWFPOSTINCO; store dataDECFS2COUNTER; done?BRAREAD_BLOCK; repeatMODIFY_MORDMOVUWDATA_ADDR_HIGH; point to bufferMOVUWDATA_ADDR_LOW; update buffer wordMOVUWDATA_ADDR_LOW; update buffer wordMOVUWDATA_HICH; update buffer wordMOVUWNEW_DATA_HICH; address of the memory blockMOVUWNEW_DATA_HICH; address of the memory blockMOVUWCODE_ADDR_UPPER; load TBLPTR with the baseMOVUWCODE_ADDR_LOW; address of the memory blockMOVUWCODE_ADDR_LOW; address of the memoryMOVUWCODE_ADDR_LOW; address of the memoryBSFEECON1, CFGS; access Flash program memoryBSFEECON1, FREE; enable write to memoryBSFEECON1, GIE; disable interruptsBSFEECON1, RENE; write 55hSequenceMOVUW3tatt erase (CPU stall)MOVUWBUFFER_ADDR_HIGH; point to bufferMOVUWBUFFER_ADDR_HIGH; point to bufferMOVWFFSRU; dummy read decrementMOVWFFSRU; dummy read decrementMOVWFFSRU; point to bufferMOVWFSECNL; point to bufferMOVWFFSRU; point to bufferMOVWFFSRU; point to bufferMOVWFSECNL; write 0AAhBSFEECON1, WR; point to buffer	READ_DIOCK	TBLRD*+	÷	;	read into TABLAT, and inc	
MOUVERFOSTINCO; store dataDECFS2COUNTER; done?BRAREAD_BLOCK; repeatMODIFY_WORDMATA_ADDR_HIGH; point to bufferMOVWFFSROH; update buffer wordMOVWFFSROH; update buffer wordMOVWFFSROH; update buffer wordMOVWFPOSTINCO; update buffer wordMOVWFPOSTINCO; update buffer wordMOVWFPOSTINCO; update buffer wordMOVWFPOSTINCO; address of the memory blockMOVWFTBLETRU; address of the memory blockMOVWFTBLETRU; address of the memoryMOVWFTBLETRU; address of the memoryBSFEECON1, EEFOD; point to Flash program memoryBSFEECON1, CFGS; access Flash program memoryBSFEECON1, GFGS; access Flash program memoryBSFEECON1, REE; enable write to memoryBSFEECON1, GFGS; write 55hSequenceMOVWS5h; vrite 0AAhMOVWFTBLRP+-; dummy read decrementMOVWFFSROH; point to bufferMOVWFFSROH; point to bufferMOVWFSEGUP; dummy read decrementMOVWFSEGUP; dummy read decrementMOVWFFSROH; point to bufferMOVWFFSROH; point to bufferMOVWFSEGUP; write OAAhBSFEECON1, WRES; point to bufferMOVWFSEGUP; re-enable						
BRA READ_BLOCK ; repeat MODIFY_NORD MOVLW DATA_ADDR_HIGH ; point to buffer MOVUM DATA_ADDR_LOW ; update buffer word MOVUM DATA_ADDR_LOW ; update buffer word MOVUM NEW_DATA_HIGH ; update buffer word MOVUM NEW_DATA_HIGH ; update buffer word MOVUM NEW_DATA_HIGH ; address of the memory block MOVUM CODE_ADDR_BIGH ; address of the memory block MOVUW CODE_ADDR_LOW ; access Flash program memory BSF EECON1, EFEGD ; point to Flash program memory BSF EECON1, KREN ; enable write to memory BSF EECON1, KREN ; enable write to memory BSF EECON1, WREN ; write 55h Bequired MOVUW S5h ; write 0Ah BSF EECON1, WR ; start erase (CPU stall) BSF EECON1, WR ; point to buffer MOVUW S5h ; dummy read decrement MOVUW BUFFER_ADDR_LOW ; point to buffer MOVUW BUFFER_ADDR_LOW ; porent data to table latch <t< td=""><td></td><td></td><td></td><td></td><td>-</td><td></td></t<>					-	
MODIFY_WORD MOVIW DATA_ADDR_HIGH ; point to buffer MOVVWF FSROH MOVUW DATA_ADDR_LOW MOVWF FSROL MOVUW NEW_DATA_ADDR_LOW MOVWF POSTINCO MOVUW NEW_DATA_HIGH MOVVWF NNEPO ERASE_BLOCK MOVUW CODE_ADDR_UPPER ; load TBLPTR with the base MOVWF TBLPTRU ; address of the memory block MOVUW CODE_ADDR_LOPER ; load TBLPTR with the base MOVWF TBLPTRH MOVUW CODE_ADDR_LOPER ; load TBLPTR with the base MOVWF TBLPTRH MOVUW CODE_ADDR_LOW MOVWF TBLPTRH MOVUW CODE_ADDR_LOW MOVWF TBLPTRE BSF EECON1, EERGD ; point to Flash program memory BSF EECON1, EERGD ; point to Flash program memory BSF EECON1, EERGD ; point to Flash program memory BSF EECON1, FREE ; enable Row Erase Operation ECF INTCON, GIE ; disable interrupts BSF EECON1, WR ; start erase (CPU stall) TBLRD*- MOVUW BUFFER_ADDR_HIGH ; point to buffer MOVUW BUFFER_ADDR_HIGH ; point to buffer MOVUW BUFFER_ADDR_HIGH ; point to buffer MOVUW SIZE_OF_BLOCK ; number of bytes in holding register MOVUW TABLAT ; present data to table latch ; write data, perform a short write ; to internal TBLWT Holding register. WRITE_BUFFER_BADEA		DECFSZ	COUNTER	;	done?	
MOVLWDATA_ADDR_HIGH; point to bufferMOVWFPSROH		BRA	READ_BLOCK	;	repeat	
MOVWF FSRH MOVLM DATA_ADDR_LOW MOVWF FSROL MOVLM NEW_DATA_ADDR_LOW MOVWF FSROL MOVLM NEW_DATA_LOW ; update buffer word MOVUM NEW_DATA_LIGH MOVWF INDFO ERASE_BLOCK MOVLM CODE_ADDR_UPPER ; load TBLPTR with the base MOVWF TBLPTRU ; address of the memory block MOVLW CODE_ADDR_LIGH MOVWF TBLPTRL BFF EECON1, CEPGD ; point to Flash program memory BCF EECON1, EEPGD ; point to Flash program memory BCF EECON1, CFGS ; access Flash program memory BCF EECON1, FREE ; enable Row Erase operation BCF INTCON, GIE ; disable interrupts MOVWF EECON2 ; write 55h Sequence MOVUM 55h BFF EECON1, WRE ; start erase (CPU stall) BFF EECON1, WR ; start erase (CPU stall) BFF EECON1, WR ; start erase (CPU stall) BFF EECON1, WR ; point to buffer MOVWF FSROL MOVWF FSROL MOVWF SECON2 ; uniber of bytes in holding register MOVWF SECON2 ; get low byte of buffer data MOVWF TABLAT ; present data to table latch MOVWF TABLAT ; present data, perform a short write ; to internal TBMT holding register.	MODIFY_WORD					
MOULW DATA_ADDR_LOW MOUWF FSRU. MOUW NEW_DATA_LOW NOWF POSTINCO MOULW NEW_DATA_HOH MOUWF POSTINCO MOULW NEW_DATA_HIGH MOUWF TELETRL MOULW CODE_ADDR_UPPER ; load TELPTR with the base MOULW CODE_ADDR_HIGH MOULW CODE_ADDR_LOW MOUWF TELETRL BSF EECON1, EFSGE ; point to Flash program memory BSF EECON1, EFSGE ; orable write to memory BSF EECON1, KREN ; enable write to memory BSF EECON1, KREN ; enable Row Erase operation BSF EECON1, KREN ; enable Row Erase operation BSF EECON1, KREN ; write 55h Sequence MOULW 044 MOULW 04		MOVLW	DATA_ADDR_HIGH	;	point to buffer	
MOVWFFSR0LMOVWFPSCTINCOMOVWNEW_DATA_LOWNOVWFNEW_DATA_HIGHMOVWNEW_DATA_HIGHMOVWNEW_DATA_HIGHMOVWFINDFOERASE_BLOCKMOVWFMOVWFTBLPTRUMOVWFTBLPTRHMOVWFTBLPTRHMOVWFTELPTRHMOVWFTELPTRHMOVWFTELPTRHMOVWFEECON1, CFGSBSFEECON1, CFGSBSFEECON1, REPGDBSFEECON1, REPGEBSFEECON1, REPGEBSFEECON1, REPGEBSFEECON1, REPGEBSFEECON1, REPGEBSFEECON1, REPGEBSFEECON1, REPGEBSFEECON1, REPGEBSFEECON1, REPGEBSFEECON1, REPGEBSFEECON2BSFEECON2BSFEECON1, REPGEBSFEECON1, REPGEBSFEECON1, REPGEBSFEECON1MOVLWOAHBSFEECON1, REPGEBSFEECON1, REPGEBSFEECON1BSFEECON1BSFEECON1BSF		MOVWF	FSROH			
MOVLWNEW_DATA_LOW; update buffer wordMOVWFPOSTINCOMOVWFPOSTINCOMOVWFNUFOMOVWFNUFOERASE_BLOCKMOVWFTBLPTRUMOVWFTBLPTRUMOVWFTBLPTRUMOVWFTBLPTRUMOVWFTBLPTRIMOVWFCODE_ADDR_HIGHMOVWFTBLPTRIBSFEECON1, CFGSBCFFECON1, REPGDBCFEECON1, FREEBCFEECON1, FREEBCFEECON1, FREEBSFEECON1, FREEBSFEECON1, GFGSBSFEECON1, GFGSBSFEECON1, GFGSBSFEECON1, GFGSBSFEECON1, GFGSBSFEECON1, GFGSBSFEECON1, GFGBSFEECON1, GFEBSFEECON1, GFEBSFEECON1, GFEBSFEECON1, GFEBSFEECON1, GFEBSFEECON1, GFEBSFEECON1, GFEBSFEECON1, GFEBSFEECON1, GFEBSFSequenceMOVEWSSRUBSFITCON, GIEBSFSEGUENCAMOVEFSSRUBSFEECON1, WREBSFSequenceMOVEFSSRUBSFEECON1, WREBSFITCON, GIEBSFITCON, GIEBSFITCON, GIEBSFSSRUBSFITCON, GIEBSFSSRU		MOVLW	DATA_ADDR_LOW			
NOVWFPOSTINC0 MOULWNOVWFNEW_DATA_HIGH NOVWFERASE_BLOCKNOVWFBASE_BLOCKNOVWFMOULWCODE_ADDR_UPPERNOVWFTBLPTRLNOVWFTBLPTRLNOVWFTBLPTRLMOULWCODE_ADDR_LOWNOVWFTBLPTRLBSFEECON1, FEPGDBCFEECON1, CFGSBSFEECON1, GEESBSFEECON1, GEESBCFIECON1, GIEBCFIECON1, GIEBSFEECON1, GIEBSFEECON1, GIEBCFINTCON, GIEBSFEECON1, WRENBSFEECON1, WRBSFEECON1, WRBSFEECON1, WRBSFEECON1, WRBSFINTCON, GIEBSFEECON1, WRBSFINTCON, GIEBSFEECON1, WRBSFINTCON, GIEBSFINTCON, GIEBSFINTCON <t< td=""><td></td><td></td><td></td><td></td><td></td><td></td></t<>						
MOVLM MOVUMENEW_DATA_HIGH MOVUMEERASE_BLOCKNOVUMEFRASE_BLOCKMOVLWMOVUMECODE_ADDR_UPPER TELPTRUMOVUMECODE_ADDR_HIGHMOVUMECODE_ADDR_LOWMOVUMECODE_ADDR_LOWMOVUMETBLPTRHMOVUMECODE_ADDR_LOWMOVUMECODE_ADDR_LOWBSFEECON1, CFGSBSFEECON1, KRENBSFEECON1, KRENBSFEECON1, MRENBSFEECON1, GIEBSFEECON1, GIEBSFEECON1, GIEBSFEECON1, KRENBSFEECON1, KRENBSFEECON1, KRENBSFEECON1, KRENBSFINTCON, GIEBSFEECON1, KRENBSFINTCON, GIEBSFEECON1, KRENBSFEECON1, KRENBSFEECON1, KRENBSFEECON1, KRENBSFINTCON, GIEBSFINTCON, GIEBSFINTCON, GIEBSFINTCON, GIEBSFINTCON, GIEBSFINTCON, GIEBSFSEOU1, WRENBSFINTCON, GIEBSFINTCON, GIEBSFINTCON, GIEBSFSEOUNWRITE_BUFFER_BACK; dummy read decrementMOVUMSIZE_OF_BLOCKMOVUMSIZE_OF_BLOCKMOVUMSIZE_OF_BLOCKMOVUMSIZE_OF_BLOCKMOVUMSIZE_OF_BLOCKMOVUMTABLATY<				;	update buffer word	
NOVWF INDFO ERASE_BLOCK ERASE_BLOCK ERASE_BLOCK ERASE_BLOCK NOVUW CODE_ADDR_UPPER ; load TBLPTR with the base NOVWF TBLPTRU ; address of the memory block NOVWF TBLPTRH NOVWF TBLPTRH NOVWF TBLPTRL BSF EECON1, CFGS ; point to Flash program memory BCF EECON1, KEER ; enable write to memory BSF EECON1, FREE ; enable write to memory BSF EECON1, GIE ; disable interrupts NOVWF S5h Sequence NOVUW 55h Sequence NOVUW 55h Sequence NOVUF EECON2 ; write 0AAh BSF EECON1, WR ; start erase (CPU stall) BSF EECON1, WR ; point to buffer NOVUW BUFFER_ADDR_HIGH NOVWF FSR0H NOVWF FSR0H NOVWF FSR0L WRITE_BUFFER_BACK WRITE						
ERASE_BLOCK MOVUW CODE_ADDR_UPPER ; load TBLPTR with the base MOVWF TBLPTRU ; address of the memory block MOVUW CODE_ADDR_HIGH MOVUW CODE_ADDR_LOW MOVWF TBLPTRH MOVUW CODE_ADDR_LOW MOVWF TBLPTRL BSF EECON1, EFEGD ; point to Flash program memory BCF EECON1, CFGS ; access Flash program memory BCF EECON1, WREN ; enable write to memory BCF EECON1, WREN ; enable write to memory BCF INTCON, GIE ; disable interrupts Sequence MOVUW 55h Required MOVUW 55h Sequence MOVUW 55h Sequence MOVUW 55h Sequence MOVUW 55h Sequence MOVUW 55h SetCON1, WR ; start erase (CPU stall) BSF EECON1, WR ; start erase (CPU stall) BSF EECON1, WR ; start erase (CPU stall) BSF INTCON, GIE ; re-enable interrupts TBLRD*- ; dummy read decrement MOVUW BUFFER_ADDR_LOW MOVUW BUFFER_ADDR_LOW MOVUW SIZE_OF_BLOCK ; number of bytes in holding register MOVUW SIZE_OF_BLOCK ; present data to table latch TBLWT+* ; present data to table latch TBLWT+* ; to internal TBLWT holding register.						
MOVLW CODE_ADDR_UPPER ; load TELPTR with the base MOVWF TELPTRU ; address of the memory block MOVWF TELPTRH MOVWF TELPTRH MOVWF CODE_ADDR_LOW MOVWF TELPTRH BSF EECON1, EFEGD ; point to Flash program memory BSF EECON1, CFGS ; access Flash program memory BSF EECON1, REEPGD ; point to memory BSF EECON1, REEPG ; enable write to memory BSF EECON1, FREE ; enable write to memory BSF EECON1, FREE ; enable write to memory BSF EECON1, FREE ; enable write to memory BSF EECON1, REEPGD ; write 55h Sequence MOVLW 55h Required MOVWF EECON2 ; write 55h Sequence MOVLW 0AAh BSF EECON1, WR ; start erase (CPU stall) BSF EECON1, WR ; start erase (CPU stall) WRITE_BUFFE_ADDR_HIGH ; point to buffer MOVWF FSROL WRITE_BUFFER_BACK WRITE		MOAME.	INDF.0			
MOVWF TBLPTRU ; address of the memory block MOVWF TBLPTRH MOVWF TBLPTRH MOVWF TBLPTRH MOVWF TBLPTRL BSF EECON1, EFPGD ; point to Flash program memory BCF EECON1, EFPGD ; point to Flash program memory BSF EECON1, WREN ; enable write to memory BSF EECON1, WREN ; enable write to memory BSF EECON1, FREE ; enable neterrupts MOVWF SCON, GIE ; disable interrupts MOVWF EECON2 ; write 55h Sequence MOVLW 0AAh BSF EECON1, WR ; start erase (CPU stall) BSF INTCON, GIE ; re-enable interrupts TBLRD*- ; dummy read decrement MOVLW BUFFER_ADDR_HIGH ; point to buffer MOVLW BUFFER_ADDR_LOW MOVWF FSROH MOVLW SIZE_OF_BLOCK ; number of bytes in holding register MOVWF TABLAT ; present data to table latch MOVWF TABLAT ; present data, perform a short write ; to internal TBLWT holding register.	ERASE_BLOCK	MOVT W	CODE ADDE LIDDEE		load TRIDTR with the bage	
MOVLW CODE_ADDR_HIGH MOVWF TBLPTRH MOVWF TBLPTRH MOVWF TBLPTRL BSF EECON1, EEPGD ; point to Flash program memory BCF EECON1, CFGS ; access Flash program memory BCF EECON1, KREN ; enable write to memory BSF EECON1, KREN ; enable write to memory BSF EECON1, KREN ; enable write to memory BCF INTCON, GIE ; disable interrupts MOVLW 55h Required MOVWF EECON2 ; write 55h Sequence MOVWF EECON2 ; write 0AAh BSF EECON1, WR ; start erase (CPU stall) BSF EECON1, WR ; point to buffer MOVUW BUFFER_ADDR_HIGH ; point to buffer MOVWF FSR0H MOVWF FSR0L WRITE_BUFFER_BACK WRITE_BUFFER						
MOVWF TBLPTRH MOVUW CODE_ADDR_LOW MOVWF TBLPTRL BSF EECON1, EEPGD ; point to Flash program memory BCF EECON1, CFGS ; access Flash program memory BSF EECON1, WREN ; enable write to memory BSF EECON1, WREN ; enable write to memory BSF EECON1, FREE ; enable Row Erase operation BCF INTCON, GIE ; disable interrupts MOVLW 55h Required MOVWF EECON2 ; write 55h Sequence MOVLW 0AAh BSF EECON1, WR ; start erase (CPU stall) BSF INTCON, GIE ; re-enable interrupts TBLRD*- ; dummy read decrement MOVLW BUFFER_ADDR_HIGH ; point to buffer MOVWF FSR0H MOVWF FSR0L WRITE_BUFFER_BACK MOVWF SIZE_OF_BLOCK ; number of bytes in holding register MOVWF TABLAT ; present data to table latch TBLWT+* ; to internal TBLWT holding register.				,	address of the memory brock	
MOVLW CODE_ADDR_LOW MOVWF TBLPTRL BSF EECON1, EEPGD ; point to Flash program memory BCF EECON1, CFGS ; access Flash program memory BSF EECON1, WREN ; enable write to memory BSF EECON1, WREN ; enable write to memory BCF INTCON, GIE ; disable interrupts MOVLW 55h Required MOVWF EECON2 ; write 55h Sequence MOVLW 0AAh BSF EECON1, WR ; start erase (CPU stall) BSF EECON1, WR ; start erase (CPU stall) BSF INTCON, GIE ; re-enable interrupts TBLRD*- ; dummy read decrement MOVLW BUFFER_ADDR_HIGH ; point to buffer MOVLW BUFFER_ADDR_LOW MOVWF FSR0H MOVLW BUFFER_ADDR_LOW MOVWF FSR0L WRITE_BUFFER_BACK WRITE_BUFFER_BACK WRITE_BUFFE_TO_HREGS MOVF FOSTINCO, WREG ; get low byte of buffer data MOVWF TABLAT ; present data to table latch TBLWT+* ; to internal TBLWT holding register.						
MOVWF TBLPTRL BSF EECON1, EEPGD ; point to Flash program memory BCF EECON1, CFGS ; access Flash program memory BSF EECON1, WREN ; enable write to memory BSF EECON1, FREE ; enable Row Erase operation BCF INTCON, GIE ; disable interrupts MOVLW 55h Required MOVWF EECON2 ; write 55h Sequence MOVVW 0AAh BSF EECON1, WR ; start erase (CPU stall) BSF EECON1, WR ; start erase (CPU stall) BSF EECON1, WR ; start erase (CPU stall) BSF INTCON, GIE ; re-enable interrupts TBLRD*- ; dummy read decrement MOVVW BUFFER_ADDR_HIGH ; point to buffer MOVVW BUFFER_ADDR_LOW MOVWF FSR0L WRITE_BUFFER_BACK WRITE_BUFFER_BACK WRITE_BYFE_TO_HREGS MOVFF POSTINCO, WREG ; get low byte of buffer data MOVWF TABLAT ; present data to table latch TBLWT+* ; to internal TBLWT holding register.						
BCF EECONI, CFGS ; access Flash program memory BSF EECON1, WREN ; enable write to memory BSF EECON1, FREE ; enable Row Erase operation BCF INTCON, GIE ; disable interrupts MOVUW 55h Required MOVWF EECON2 ; write 55h Sequence MOVWF EECON2 ; write 0AAh BSF EECON1, WR ; start erase (CPU stall) BSF INTCON, GIE ; re-enable interrupts TBLRD*- ; dummy read decrement MOVUW BUFFER_ADDR_HIGH ; point to buffer MOVWF FSROH MOVWF FSROH MOVWF FSROL ; number of bytes in holding register MOVWF SIZE_OF_BLOCK ; number of bytes in holding register MOVWF TABLAT ; present data to table latch TBLWT+* ; write data, perform a short write ; to internal TBLWT holding register.						
BSF EECON1, WREN ; enable write to memory BSF EECON1, FREE ; enable Row Erase operation BCF INTCON, GIE ; disable interrupts MOULW 55h Required MOVWF EECON2 ; write 55h Sequence MOVLW 0AAh BSF EECON1, WR ; start erase (CPU stall) BSF INTCON, GIE ; re-enable interrupts TBLRD*- ; dummy read decrement MOVLW BUFFER_ADDR_HIGH ; point to buffer MOVWF FSR0H MOVWF FSR0H MOVWF FSR0L ; number of bytes in holding register MOVWF COUNTER WRITE_BUFFER_BACK MOVFF POSTINCO, WREG ; get low byte of buffer data MOVWF TABLAT ; present data to table latch TBLWT+* ; write data, perform a short write ; to internal TBLWT holding register.		BSF	EECON1, EEPGD	;	point to Flash program memory	
BSF EECON1, FREE ; enable Row Erase operation BCF INTCON, GIE ; disable interrupts MOVLW 55h Required MOVWF EECON2 ; write 55h Sequence MOVLW 0AAh BSF EECON1 WR ; start erase (CPU stall) BSF EECON1, WR ; start erase (CPU stall) BSF INTCON, GIE ; re-enable interrupts TBLRD*- ; dummy read decrement MOVLW BUFFER_ADDR_HIGH ; point to buffer MOVLW BUFFER_ADDR_HIGH ; point to buffer MOVLW BUFFER_ADDR_LOW MOVWF FSR0H MOVLW BUFFER_ADDR_LOW MOVWF FSR0L WRITE_BUFFER_BACK WRITE_BUFFER_BACK WRITE_BYTE_TO_HREGS WRITE_BYTE_TO_HREGS WRITE_BYTE_TO_HREGS MOVWF TABLAT ; present data to table latch TBLWT+* ; write data, perform a short write ; to internal TBLWT holding register.		BCF	EECON1, CFGS	;	access Flash program memory	
BCF INTCON, GIE ; disable interrupts MOVLW 55h Required MOVWF EECON2 ; write 55h Sequence MOVLW 0AAh MOVWF EECON2 ; write 0AAh BSF EECON1, WR ; start erase (CPU stall) BSF INTCON, GIE ; re-enable interrupts TBLRD*- ; dummy read decrement MOVLW BUFFER_ADDR_HIGH ; point to buffer MOVLW BUFFER_ADDR_LOW MOVWF FSR0L WRITE_BUFFER_BACK WRITE_BUFFER_BACK WRITE_BYTE_TO_HREGS WRITE_BYTE_TO_HREGS WRITE_BYTE_TO_HREGS MOVWF TABLAT ; present data to table latch TBLWT+* ; write data, perform a short write ; to internal TBLWT holding register.		BSF	EECON1, WREN	;	enable write to memory	
MOVLW 55h Required MOVWF EECON2 ; write 55h Sequence MOVLW 0AAh MOVWF EECON2 ; write 0AAh BSF EECON1, WR ; start erase (CPU stall) BSF INTCON, GIE ; re-enable interrupts TBLRD*- ; dummy read decrement MOVLW BUFFER_ADDR_HIGH ; point to buffer MOVWF FSR0H MOVWF FSR0H MOVWF FSR0L WRITE_BUFFER_BACK MOVLW SIZE_OF_BLOCK ; number of bytes in holding register MOVWF COUNTER WRITE_BYTE_TO_HREGS MOVFF POSTINCO, WREG ; get low byte of buffer data MOVWF TABLAT ; present data to table latch TBLWT+* ; write data, perform a short write ; to internal TBLWT holding register.		BSF	EECON1, FREE	;	enable Row Erase operation	
Required MOVWF EECON2 ; write 55h Sequence MOVLW OAAh		BCF	INTCON, GIE	;	disable interrupts	
SequenceMOVLW0AAhMOVWFEECON2; write 0AAhBSFEECON1, WR; start erase (CPU stall)BSFINTCON, GIE; re-enable interruptsTBLRD*-; dummy read decrementMOVLWBUFFER_ADDR_HIGH; point to bufferMOVWFFSR0H, movWFMOVLWBUFFER_ADDR_LOWMOVWFFSR0LWRITE_BUFFER_BACK; number of bytes in holding registerMOVWFCOUNTERWRITE_BYTE_TO_HREGS, get low byte of buffer dataMOVWFTABLAT; present data to table latchTBLWT+*; write data, perform a short write; to internal TBLWT holding register.						
MOVWF EECON2 ; write 0AAh BSF EECON1, WR ; start erase (CPU stall) BSF INTCON, GIE ; re-enable interrupts TBLRD*- ; dummy read decrement MOVLW BUFFER_ADDR_HIGH ; point to buffer MOVWF FSR0H MOVLW BUFFER_ADDR_LOW MOVWF FSR0L WRITE_BUFFER_BACK MOVLW SIZE_OF_BLOCK ; number of bytes in holding register MOVWF COUNTER WRITE_BYTE_TO_HREGS MOVFF POSTINCO, WREG ; get low byte of buffer data MOVWF TABLAT ; present data to table latch TBLWT+* ; write data, perform a short write ; to internal TBLWT holding register.				;	write 55h	
BSF EECON1, WR ; start erase (CPU stall) BSF INTCON, GIE ; re-enable interrupts TBLRD*- ; dummy read decrement MOVLW BUFFER_ADDR_HIGH ; point to buffer MOVWF FSROH MOVWF FSROL WRITE_BUFFER_BACK MOVLW SIZE_OF_BLOCK ; number of bytes in holding register MOVWF COUNTER WRITE_BYTE_TO_HREGS MOVFF POSTINCO, WREG ; get low byte of buffer data MOVWF TABLAT ; present data to table latch TBLWT+* ; write data, perform a short write ; to internal TBLWT holding register.	Sequence					
BSF INTCON, GIE ; re-enable interrupts TBLRD*- ; dummy read decrement MOVLW BUFFER_ADDR_HIGH ; point to buffer MOVWF FSR0H MOVLW BUFFER_ADDR_LOW MOVWF FSR0L WRITE_BUFFER_BACK MOVLW SIZE_OF_BLOCK ; number of bytes in holding register MOVWF COUNTER WRITE_BYTE_TO_HREGS MOVFF POSTINCO, WREG ; get low byte of buffer data MOVWF TABLAT ; present data to table latch TBLWT+* ; write data, perform a short write ; to internal TBLWT holding register.						
TBLRD*- ; dummy read decrement MOVLW BUFFER_ADDR_HIGH ; point to buffer MOVWF FSR0H MOVLW BUFFER_ADDR_LOW MOVWF FSR0L WRITE_BUFFER_BACK MOVLW SIZE_OF_BLOCK ; number of bytes in holding register MOVWF COUNTER WRITE_BYTE_TO_HREGS MOVFF POSTINCO, WREG ; get low byte of buffer data MOVWF TABLAT ; present data to table latch TBLWT+* ; write data, perform a short write ; to internal TBLWT holding register.						
MOVLW BUFFER_ADDR_HIGH ; point to buffer MOVWF FSR0H MOVLW BUFFER_ADDR_LOW MOVWF FSR0L WRITE_BUFFER_BACK MOVLW SIZE_OF_BLOCK ; number of bytes in holding register MOVWF COUNTER WRITE_BYTE_TO_HREGS MOVFF POSTINCO, WREG ; get low byte of buffer data MOVWF TABLAT ; present data to table latch TBLWT+* ; write data, perform a short write ; to internal TBLWT holding register.					_	
MOVWF FSR0H MOVLW BUFFER_ADDR_LOW MOVWF FSR0L WRITE_BUFFER_BACK MOVLW SIZE_OF_BLOCK ; number of bytes in holding register MOVWF COUNTER WRITE_BYTE_TO_HREGS MOVFF POSTINCO, WREG ; get low byte of buffer data MOVWF TABLAT ; present data to table latch TBLWT+* ; write data, perform a short write ; to internal TBLWT holding register.						
MOVLW BUFFER_ADDR_LOW MOVWF FSROL WRITE_BUFFER_BACK MOVLW SIZE_OF_BLOCK ; number of bytes in holding register MOVWF COUNTER WRITE_BYTE_TO_HREGS MOVFF POSTINCO, WREG ; get low byte of buffer data MOVWF TABLAT ; present data to table latch TBLWT+* ; write data, perform a short write ; to internal TBLWT holding register.				,	point to built	
MOVWF FSROL WRITE_BUFFER_BACK MOVLW SIZE_OF_BLOCK ; number of bytes in holding register MOVWF COUNTER WRITE_BYTE_TO_HREGS MOVFF POSTINCO, WREG ; get low byte of buffer data MOVWF TABLAT ; present data to table latch TBLWT+* ; write data, perform a short write ; to internal TBLWT holding register.						
WRITE_BUFFER_BACK MOVLW SIZE_OF_BLOCK ; number of bytes in holding register MOVWF COUNTER WRITE_BYTE_TO_HREGS MOVFF POSTINCO, WREG ; get low byte of buffer data MOVWF TABLAT ; present data to table latch TBLWT+* ; write data, perform a short write ; to internal TBLWT holding register.						
MOVLWSIZE_OF_BLOCK MOVWF; number of bytes in holding registerWRITE_BYTE_TO_HREGS; get low byte of buffer dataMOVWFPOSTINCO, WREG MOVWF; get low byte of buffer dataMOVWFTABLAT TBLWT+*; present data to table latch ; write data, perform a short write ; to internal TBLWT holding register.	WRITE_BUFFER_E					
MOVWF COUNTER WRITE_BYTE_TO_HREGS MOVFF POSTINCO, WREG ; get low byte of buffer data MOVWF TABLAT ; present data to table latch TBLWT+* ; write data, perform a short write ; to internal TBLWT holding register.			SIZE_OF_BLOCK	;	number of bytes in holding register	
MOVFF POSTINCO, WREG ; get low byte of buffer data MOVWF TABLAT ; present data to table latch TBLWT+* ; write data, perform a short write ; to internal TBLWT holding register.						
MOVWF TABLAT ; present data to table latch TBLWT+* ; write data, perform a short write ; to internal TBLWT holding register.	WRITE_BYTE_TO_	HREGS				
TBLWT+* ; write data, perform a short write ; to internal TBLWT holding register.		MOVFF	POSTINC0, WREG	;	get low byte of buffer data	
; to internal TBLWT holding register.		MOVWF	TABLAT	;	present data to table latch	
		TBLWT+*	*			
DECFSZ COUNTER ; loop until buffers are full						
				;	loop until buffers are full	
BRA WRITE_BYTE_TO_HREGS		BRA	WRITE_BYTE_TO_HREGS			

EXAMPLE 7-3:	WRITING TO FLASH PROGRAM MEMORY (CONTINUED)	

PROGRAM_MEMORY					
	BSF	EECON1,	EEPGD	;	point to Flash program memory
	BCF	EECON1,	CFGS	;	access Flash program memory
	BSF	EECON1,	WREN	;	enable write to memory
	BCF	INTCON,	GIE	;	disable interrupts
	MOVLW	55h			
Required	MOVWF	EECON2		;	write 55h
Sequence	MOVLW	0AAh			
	MOVWF	EECON2		;	write OAAh
	BSF	EECON1,	WR	;	start program (CPU stall)
	BSF	INTCON,	GIE	;	re-enable interrupts
	BCF	EECON1,	WREN	;	disable write to memory

7.5.2 WRITE VERIFY

Depending on the application, good programming practice may dictate that the value written to the memory should be verified against the original value. This should be used in applications where excessive writes can stress bits near the specification limit.

7.5.3 UNEXPECTED TERMINATION OF WRITE OPERATION

If a write is terminated by an unplanned event, such as loss of power or an unexpected Reset, the memory location just programmed should be verified and reprogrammed if needed. If the write operation is interrupted by a MCLR Reset or a WDT Time-out Reset during normal operation, the user can check the WRERR bit and rewrite the location(s) as needed.

7.5.4 PROTECTION AGAINST SPURIOUS WRITES

To protect against spurious writes to Flash program memory, the write initiate sequence must also be followed. See **Section 28.0 "Special Features of the CPU"** for more detail.

7.6 Flash Program Operation During Code Protection

See Section 28.6 "Program Verification and Code Protection" for details on code protection of Flash program memory.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
TBLPTRU	_	_	bit 21 ⁽¹⁾	Program Mer	Program Memory Table Pointer Upper Byte (TBLPTR<20:16>				
TBPLTRH	Program Me	mory Table Po	ointer High	Byte (TBLPT	⁻ R<15:8>)				
TBLPTRL	Program Me	mory Table Po	ointer Low	Byte (TBLPT	R<7:0>)				
TABLAT	Program Memory Table Latch								
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	
EECON2	EEPROM Co	ontrol Registe	r 2 (not a p	ohysical regist	ter)				
EECON1	EEPGD	CFGS		FREE	WRERR	WREN	WR	RD	
IPR4	TMR4IP	EEIP	CMP2IP	CMP1IP	_	CCP5IP	CCP4IP	CCP3IP	
PIR4	TMR4IF	EEIF	CMP2IF	CMP1IF		CCP5IF	CCP4IF	CCP3IF	
PIE4	TMR4IE	EEIE	CMP2IE	CMP1IE		CCP5IE	CCP4IE	CCP3IE	

TABLE 7-2: REGISTERS ASSOCIATED WITH PROGRAM FLASH MEMORY

Legend: — = unimplemented, read as '0'. Shaded cells are not used during Flash/EEPROM access.

Note 1: Bit 21 of the TBLPTRU allows access to the device Configuration bits.

NOTES:

8.0 DATA EEPROM MEMORY

The data EEPROM is a nonvolatile memory array, separate from the data RAM and program memory, that is used for long-term storage of program data. It is not directly mapped in either the register file or program memory space, but is indirectly addressed through the Special Function Registers (SFRs). The EEPROM is readable and writable during normal operation over the entire VDD range.

Five SFRs are used to read and write to the data EEPROM, as well as the program memory. They are:

- EECON1
- EECON2
- EEDATA
- EEADR
- EEADRH

The data EEPROM allows byte read and write. When interfacing to the data memory block, EEDATA holds the 8-bit data for read/write and the EEADRH:EEADR register pair holds the address of the EEPROM location being accessed.

The EEPROM data memory is rated for high erase/write cycle endurance. A byte write automatically erases the location and writes the new data (erase-before-write). The write time is controlled by an on-chip timer; it will vary with voltage and temperature, as well as from chip-to-chip. Please refer to Parameter D122 (Table 31-1 in Section 31.0 "Electrical Characteristics") for exact limits.

8.1 EEADR and EEADRH Registers

The EEADRH:EEADR register pair is used to address the data EEPROM for read and write operations. EEADRH holds the two MSbs of the address; the upper 6 bits are ignored. The 10-bit range of the pair can address a memory range of 1024 bytes (00h to 3FFh).

8.2 EECON1 and EECON2 Registers

Access to the data EEPROM is controlled by two registers: EECON1 and EECON2. These are the same registers which control access to the program memory and are used in a similar manner for the data EEPROM.

The EECON1 register (Register 8-1) is the control register for data and program memory access. Control bit, EEPGD, determines if the access will be to program memory or data EEPROM memory. When clear, operations will access the data EEPROM memory. When set, program memory is accessed.

Control bit, CFGS, determines if the access will be to the Configuration registers or to program memory/data EEPROM memory. When set, subsequent operations access Configuration registers. When CFGS is clear, the EEPGD bit selects either program Flash or data EEPROM memory.

The WREN bit, when set, will allow a write operation. On power-up, the WREN bit is clear. The WRERR bit is set in hardware when the WREN bit is set and cleared, when the internal programming timer expires and the write operation is complete.

Note:	During normal operation, the WRERR is					
	read as '1'. This can indicate that a write					
	operation was prematurely terminated by					
	a Reset, or a write operation was					
	attempted improperly.					

The WR control bit initiates write operations. The bit cannot be cleared, only set, in software; it is cleared in hardware at the completion of the write operation.

Note:	The EEIF interrupt flag bit (PIR4<6>) is
	set when the write is complete. It must be
	cleared in software.

Control bits, RD and WR, start read and erase/write operations, respectively. These bits are set by firmware and cleared by hardware at the completion of the operation.

The RD bit cannot be set when accessing program memory (EEPGD = 1). Program memory is read using table read instructions. See **Section 7.1 "Table Reads and Table Writes"** regarding table reads.

The EECON2 register is not a physical register. It is used exclusively in the memory write and erase sequences. Reading EECON2 will read all '0's.

R/W-x	R/W-x	U-0	R/W-0	R/W-x	R/W-0	R/S-0	R/S-0			
EEPGD	CFGS		FREE	WRERR ⁽¹⁾	WREN	WR	RD			
bit 7							bit C			
Legend:		S = Settable	hit							
R = Readable	hit	W = Writable		II = I Inimpler	nented bit, rea	d as '0'				
-n = Value at F		'1' = Bit is set		'0' = Bit is cle		x = Bit is unkr				
			•		arca		IOWIT			
bit 7	EEPGD: Fla	sh Program or I	Data EEPROI	M Memory Sele	ct bit					
		s Flash prograr		2						
	0 = Accesse	s data EEPROI	I memory							
bit 6		n Program/Data		Configuration S	Select bit					
		s Configuration	•							
bit 5		s Flash prograr n ted: Read as '		Rommennory						
bit 4	-	n Row Erase En								
				dressed by TBL	PTR on the ne	ext WR commai	nd (cleared b			
	complet	ion of erase op		, ,						
	0 = Perform			(1)						
bit 3		ash Program/Da								
		operation is pre			set during self-	timed programr	ning in norma			
		e operation cor		5()						
bit 2	WREN: Flas	h Program/Data	a EEPROM W	/rite Enable bit						
	1 = Allows v	vrite cycles to F	lash program	/data EEPROM						
		write cycles to F	-lash program	/data EEPRON	1					
bit 1	WR: Write C									
	1 = Initiates a data EEPROM erase/write cycle, or a program memory erase cycle or write cycle.									
	(The operation is self-timed and the bit is cleared by hardware once the write is complete. The WR bit can only be set (not cleared) in software.)									
		cle to the EEPF			,					
bit 0	RD: Read Co									
1 = Initiates an EEPROM read (Read takes one cycle. RD is cleared in hardware. The RD bit be set (not cleared) in software. RD bit cannot be set when EEPGD = 1 or CFGS = 1.)										
		not cleared) in s ot initiate an EE		DIL CANNOT DE SE	a when EEPGL	J = 1 or CFGS =	= ⊥.)			

REGISTER 8-1: EECON1: DATA EEPROM CONTROL REGISTER 1

Note 1: When a WRERR occurs, the EEPGD and CFGS bits are not cleared. This allows tracing of the error condition.

8.3 Reading the Data EEPROM Memory

To read a data memory location, the user must write the address to the EEADRH:EEADR register pair, clear the EEPGD control bit (EECON1<7>) and then set control bit, RD (EECON1<0>). The data is available after one instruction cycle, in the EEDATA register. It can be read after one NOP instruction. EEDATA will hold this value until another read operation or until it is written to by the user (during a write operation).

The basic process is shown in Example 8-1.

8.4 Writing to the Data EEPROM Memory

To write an EEPROM data location, the address must first be written to the EEADRH:EEADR register pair and the data written to the EEDATA register. The sequence in Example 8-2 must be followed to initiate the write cycle.

The write will not begin if this sequence is not exactly followed (write 55h to EECON2, write 0AAh to EECON2, then set WR bit) for each byte. It is strongly recommended that interrupts be disabled during this code segment.

Additionally, the WREN bit in EECON1 must be set to enable writes. This mechanism prevents accidental writes to data EEPROM due to unexpected code execution (i.e., runaway programs). The WREN bit should be kept clear at all times, except when updating the EEPROM. The WREN bit is not cleared by hardware. After a write sequence has been initiated, EECON1, EEADRH:EEADR and EEDATA cannot be modified. The WR bit will be inhibited from being set unless the WREN bit is set. The WREN bit must be set on a previous instruction. Both WR and WREN cannot be set with the same instruction.

At the completion of the write cycle, the WR bit is cleared in hardware and the EEPROM Interrupt Flag bit (EEIF) is set. The user may either enable this interrupt or poll this bit; EEIF must be cleared by software.

8.5 Write Verify

Depending on the application, good programming practice may dictate that the value written to the memory should be verified against the original value. This should be used in applications where excessive writes can stress bits near the specification limit.

Note:	Self-write execution to Flash and
	EEPROM memory cannot be done while
	running in LP Oscillator (low-power)
	mode. Executing a self-write will put the
	device into High-Power mode.

EXAMPLE 8-1: DATA EEPROM READ

MOVLW	DATA_EE_ADDRH	;
MOVWF	EEADRH	; Upper bits of Data Memory Address to read
MOVLW	DATA_EE_ADDR	;
MOVWF	EEADR	; Lower bits of Data Memory Address to read
BCF	EECON1, EEPGD	; Point to DATA memory
BCF	EECON1, CFGS	; Access EEPROM
BSF	EECON1, RD	; EEPROM Read
NOP		
MOVF	EEDATA, W	; $W = EEDATA$

EXAMPLE 8-2: DATA EEPROM WRITE

	MOVLW	DATA_EE_ADDRH	;
	MOVWF	EEADRH	; Upper bits of Data Memory Address to write
	MOVLW	DATA_EE_ADDR	;
	MOVWF	EEADR	; Lower bits of Data Memory Address to write
	MOVLW	DATA_EE_DATA	i
	MOVWF	EEDATA	; Data Memory Value to write
	BCF	EECON1, EEPGD	; Point to DATA memory
	BCF	EECON1, CFGS	; Access EEPROM
	BSF	EECON1, WREN	; Enable writes
	BCF	INTCON, GIE	; Disable Interrupts
	MOVLW	55h	i
Required	MOVWF	EECON2	; Write 55h
Sequence	MOVLW	0AAh	;
	MOVWF	EECON2	; Write OAAh
	BSF	EECON1, WR	; Set WR bit to begin write
	BTFSC	EECON1, WR	; Wait for write to complete GOTO \$-2
	BSF	INTCON, GIE	; Enable Interrupts
			; User code execution
	BCF	EECON1, WREN	; Disable writes on write complete (EEIF set)

8.6 Operation During Code-Protect

Data EEPROM memory has its own code-protect bits in Configuration Words. External read and write operations are disabled if code protection is enabled.

The microcontroller itself can both read and write to the internal data EEPROM regardless of the state of the code-protect Configuration bit. Refer to Section 28.0 "Special Features of the CPU" for additional information.

8.7 Protection Against Spurious Write

There are conditions when the device may not want to write to the data EEPROM memory. To protect against spurious EEPROM writes, various mechanisms have been implemented. On power-up, the WREN bit is cleared. In addition, writes to the EEPROM are blocked during the Power-up Timer period (TPWRT, Parameter 33).

The write initiate sequence, and the WREN bit together, help prevent an accidental write during brown-out, power glitch or software malfunction.

8.8 Using the Data EEPROM

The data EEPROM is a high-endurance, byteaddressable array that has been optimized for the storage of frequently changing information (e.g., program variables or other data that are updated often). Frequently changing values will typically be updated more often than Parameter D124. If this is not the case, an array refresh must be performed. For this reason, variables that change infrequently (such as constants, IDs, calibration, etc.) should be stored in Flash program memory.

A simple data EEPROM refresh routine is shown in Example 8-3.

Note: If data EEPROM is only used to store constants and/or data that changes often, an array refresh is likely not required. See Parameter D124.

EXAMPLE 8-3: DATA EEPROM REFRESH ROUTINE

	CLRF	EEADR	; Start at address 0					
	CLRF	EEADRH	;					
	BCF	EECON1, CFGS	; Set for memory					
	BCF	EECON1, EEPGD	; Set for Data EEPROM					
	BCF	INTCON, GIE	; Disable interrupts					
	BSF	EECON1, WREN	; Enable writes					
LOOP			; Loop to refresh array					
	BSF	EECON1, RD	; Read current address					
	MOVLW	55h	;					
	MOVWF	EECON2	; Write 55h					
	MOVLW	0AAh	;					
	MOVWF	EECON2	; Write OAAh					
	BSF	EECON1, WR	; Set WR bit to begin write					
	BTFSC	EECON1, WR	; Wait for write to complete					
	BRA	\$-2						
	INCFSZ	EEADR, F	; Increment address					
	BRA	LOOP	; Not zero, do it again					
	INCFSZ	EEADRH, F	; Increment the high address					
	BRA	LOOP	; Not zero, do it again					
	BCF	EECON1, WREN	; Disable writes					
	BSF	INTCON, GIE	; Enable interrupts					

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF		
EEADRH	EEPROM Address Register High Byte									
EEADR	EEPROM Address Register Low Byte									
EEDATA	EEPROM Data Register									
EECON2	EEPROM Control Register 2 (not a physical register)									
EECON1	EEPGD	CFGS		FREE	WRERR	WREN	WR	RD		
IPR4	TMR4IP	EEIP	CMP2IP	CMP1IP	_	CCP5IP	CCP4IP	CCP3IP		
PIR4	TMR4IF	EEIF	CMP2IF	CMP1IF	_	CCP5IF	CCP4IF	CCP3IF		
PIE4	TMR4IE	EEIE	CMP2IE	CMP1IE	_	CCP5IE	CCP4IE	CCP3IE		

TABLE 8-1: REGISTERS ASSOCIATED WITH DATA EEPROM MEMORY

Legend: — = unimplemented, read as '0'. Shaded cells are not used during Flash/EEPROM access.
9.0 8 x 8 HARDWARE MULTIPLIER

9.1 Introduction

All PIC18 devices include an 8 x 8 hardware multiplier as part of the ALU. The multiplier performs an unsigned operation and yields a 16-bit result that is stored in the product register pair, PRODH:PRODL. The multiplier's operation does not affect any flags in the STATUS register.

Making multiplication a hardware operation allows it to be completed in a single instruction cycle. This has the advantages of higher computational throughput and reduced code size for multiplication algorithms and allows PIC18 devices to be used in many applications previously reserved for digital-signal processors. A comparison of various hardware and software multiply operations, along with the savings in memory and execution time, is shown in Table 9-1.

9.2 Operation

Example 9-1 shows the instruction sequence for an 8 x 8 unsigned multiplication. Only one instruction is required when one of the arguments is already loaded in the WREG register.

Example 9-2 shows the sequence to do an 8 x 8 signed multiplication. To account for the sign bits of the arguments, each argument's Most Significant bit (MSb) is tested and the appropriate subtractions are done.

EXAMPLE 9-1:	8 x 8 UNSIGNED MULTIPLY
	ROUTINE

MOVF MULWF	ARG1, W ARG2	; ; ARG1 * ARG2 -> ; PRODH:PRODL

8 x 8 SIGNED MULTIPLY

EXAMPLE 9-2:

		ROUTINE	
MOVF	ARG1, W		
MULWF	ARG2	; ARG1 * ARG2 ->	
		; PRODH:PRODL	
BTFSC	ARG2, SB	; Test Sign Bit	
SUBWF	PRODH, F	; PRODH = PRODH	
		; – ARG1	
MOVF	ARG2, W		
BTFSC	ARG1, SB	; Test Sign Bit	
SUBWF	PRODH, F	; PRODH = PRODH	
		; – ARG2	

IADEL 3-1.								
_		Program Memory (Words)	Cycles (Max)	Time				
Routine	Multiply Method			@ 64 MHz	@ 48 MHz	@ 10 MHz	@ 4 MHz	
8 x 8 unsigned	Without hardware multiply	13	69	4.3 μs	5.7 μs	27.6 μs	69 μs	
o x o unsigneu	Hardware multiply	1	1	62.5 ns	83.3 ns	400 ns	1 μs	
8 x 8 signed	Without hardware multiply	33	91	5.6 μs	7.5 μs	36.4 μs	91 μs	
	Hardware multiply	6	6	375 ns	500 ns	2.4 μs	6 μ s	
16 x 16	Without hardware multiply	21	242	15.1 μs	20.1 μs	96.8 μs	242 μs	
unsigned	Hardware multiply	28	28	1.7 μs	2.3 μs	11.2 μs	28 μs	
	Without hardware multiply	52	254	15.8 μs	21.2 μs	101.6 μs	254 μs	
16 x 16 signed	Hardware multiply	35	40	2.5 μs	3.3 μs	16.0 μs	40 μs	

TABLE 9-1: PERFORMANCE COMPARISON FOR VARIOUS MULTIPLY OPERATIONS

Example 9-3 shows the sequence to do a 16 x 16 unsigned multiplication. Equation 9-1 shows the algorithm that is used. The 32-bit result is stored in four registers (RES3:RES0).

EQUATION 9-1: 16 x 16 UNSIGNED MULTIPLICATION ALGORITHM

RES3:R	ES0	=	ARG1H:ARG1L • ARG2H:ARG2L
		=	$(ARG1H \bullet ARG2H \bullet 2^{16}) +$
			$(ARG1L \bullet ARG2H \bullet 2^8) +$
			$(ARG1L \bullet ARG2L)$
			$(ARG1H \bullet ARG2L \bullet 2^{8}) + (ARG1L \bullet ARG2H \bullet 2^{8}) +$

EXAMPLE 9-3:

16 x 16 UNSIGNED MULTIPLY ROUTINE

MOVF	ARG1L, W	
MULWF	ARG2L	; ARG1L * ARG2L->
		; PRODH:PRODL
MOVFF	PRODH, RES1	;
MOVFF	PRODL, RESO	;
;		
MOVF	ARG1H, W	
MULWF	ARG2H	; ARG1H * ARG2H->
		; PRODH:PRODL
MOVFF	PRODH, RES3	;
MOVFF	PRODL, RES2	;
;		
MOVF	ARG1L, W	
		; ARG1L * ARG2H->
		; PRODH:PRODL
MOVF	PRODL, W	;
ADDWF	RES1, F	; Add cross
MOVF	PRODH, W	; products
ADDWFC	RES2, F	;
CLRF	WREG	;
ADDWFC	RES3, F	;
;		
MOVF	ARG1H, W	;
		; ARG1H * ARG2L->
		; PRODH:PRODL
MOVF	PRODL, W	;
		; Add cross
		; products
ADDWFC	RES2, F	;
	WREG	;
ADDWFC	RES3, F	;
	•	

Example 9-4 shows the sequence to do a 16 x 16 signed multiply. Equation 9-2 shows the algorithm used. The 32-bit result is stored in four registers (RES3:RES0). To account for the sign bits of the arguments, the MSb for each argument pair is tested and the appropriate subtractions are done.

EQUATION 9-2: 16 x 16 SIGNED MULTIPLICATION ALGORITHM

RES3:RES0=	ARG1H:ARG1L • ARG2H:ARG2L
=	$(ARG1H \bullet ARG2H \bullet 2^{16}) +$
	$(ARG1H \bullet ARG2L \bullet 2^8) +$
	$(ARG1L \bullet ARG2H \bullet 2^8) +$
	$(ARG1L \bullet ARG2L) +$
	$(-1 \bullet ARG2H < 7 > \bullet ARG1H: ARG1L \bullet 2^{16}) +$
	$(-1 \bullet ARG1H < 7 > \bullet ARG2H: ARG2L \bullet 2^{16})$

EXAMPLE 9-4: 16 x 16 SIGNED MULTIPLY ROUTINE

	KOC	0 mile
MOVF	ARG1L, W	
MULWF	ARG2L	; ARG1L * ARG2L ->
		; PRODH:PRODL
MOVFF	PRODH, RES1	;
MOVFF		
;		
MOVF	ARG1H, W	
MULWF	ARG2H	; ARG1H * ARG2H ->
		; PRODH:PRODL
MOVFF	PRODH, RES3	3 ;
MOVFF		
;		
MOVF	ARG1L, W	
MULWF	ARG2H	; ARG1L * ARG2H ->
		; PRODH:PRODL
MOVF	PRODL, W	;
ADDWF	RES1, F	; Add cross
MOVF		; products
ADDWFC	C RES2, F	;
CLRF		;
ADDWFC	C RES3, F	;
;		
	ARG1H, W	;
MULWF	ARG2L	; ARG1H * ARG2L ->
		; PRODH:PRODL
MOVF	PRODL, W	;
ADDWF	RES1, F	; Add cross
MOVF	PRODH, W	; products
ADDWFC	C RES2, F	;
CLRF		;
ADDWFC	C RES3, F	;
;		
		; ARG2H:ARG2L neg?
	SIGN_ARG1	; no, check ARG1
MOVF	ARG1L, W	;
SUBWF		i
MOVF		i
	B RES3	;
SIGN_ARG		
	ARG1H, 7	; ARG1H:ARG1L neg?
BRA	CONT_CODE	
MOVF	ARG2L, W	;
SUBWF		;
MOVF		;
	B RES3	
;	-	
CONT_COD	F.	
:		

10.0 INTERRUPTS

Members of the PIC18F66K80 family of devices have multiple interrupt sources and an interrupt priority feature that allows most interrupt sources to be assigned a high-priority level or a low-priority level. The high-priority interrupt vector is at 0008h and the low-priority interrupt vector is at 0018h. High-priority interrupt events will interrupt any low-priority interrupts that may be in progress.

The registers for controlling interrupt operation are:

- RCON
- INTCON
- INTCON2
- INTCON3
- PIR1, PIR2, PIR3, PIR4 and PIR5
- PIE1, PIE2, PIE3, PIE4 and PIE5
- IPR1, IPR2, IPR3, IPR4 and IPR5

It is recommended that the Microchip header files supplied with MPLAB[®] IDE be used for the symbolic bit names in these registers. This allows the assembler/compiler to automatically take care of the placement of these bits within the specified register.

In general, interrupt sources have three bits to control their operation. They are:

- Flag bit Indicating that an interrupt event occurred
- Enable bit Enabling program execution to branch to the interrupt vector address when the flag bit is set
- **Priority bit** Specifying high priority or low priority

The interrupt priority feature is enabled by setting the IPEN bit (RCON<7>). When interrupt priority is enabled, there are two bits that enable interrupts globally. Setting the GIEH bit (INTCON<7>) enables all interrupts that have the priority bit set (high priority). Setting the GIEL bit (INTCON<6>) enables all interrupts that have the priority bit cleared (low priority). When the interrupt flag, enable bit and appropriate Global Interrupt Enable bit are set, the interrupt will vector immediately to address 0008h or 0018h, depending on the priority bit setting. Individual interrupts can be disabled through their corresponding enable bits.

When the IPEN bit is cleared (default state), the interrupt priority feature is disabled and interrupts are compatible with PIC[®] mid-range devices. In Compatibility mode, the interrupt priority bits for each source have no effect. INTCON<6> is the PEIE bit that enables/disables all peripheral interrupt sources. INTCON<7> is the GIE bit that enables/disables all interrupt sources. All interrupts branch to address 0008h in Compatibility mode.

When an interrupt is responded to, the Global Interrupt Enable bit is cleared to disable further interrupts. If the IPEN bit is cleared, this is the GIE bit. If interrupt priority levels are used, this will be either the GIEH or GIEL bit. High-priority interrupt sources can interrupt a low-priority interrupt. Low-priority interrupts are not processed while high-priority interrupts are in progress.

The return address is pushed onto the stack and the PC is loaded with the interrupt vector address (0008h or 0018h). Once in the Interrupt Service Routine (ISR), the source(s) of the interrupt can be determined by polling the interrupt flag bits. The interrupt flag bits must be cleared in software before re-enabling interrupts to avoid recursive interrupts.

The "return from interrupt" instruction, RETFIE, exits the interrupt routine and sets the GIE bit (GIEH or GIEL if priority levels are used) that re-enables interrupts.

For external interrupt events, such as the INTx pins or the PORTB input change interrupt, the interrupt latency will be three to four instruction cycles. The exact latency is the same for one or two-cycle instructions. Individual interrupt flag bits are set regardless of the status of their corresponding enable bit or the GIE bit.

Note: Do not use the MOVFF instruction to modify any of the Interrupt Control registers while **any** interrupt is enabled. Doing so may cause erratic microcontroller behavior.

FIGURE 10-1: PIC18F66K80 FAMILY INTERRUPT LOGIC



10.1 INTCON Registers

The INTCON registers are readable and writable registers that contain various enable, priority and flag bits.

Note: Interrupt flag bits are set when an interrupt condition occurs regardless of the state of its corresponding enable bit or the Global Interrupt Enable bit. User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt. This feature allows for software polling.

REGISTER 10-1: INTCON: INTERRUPT CONTROL REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-x
GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE ⁽²⁾	TMR0IF	INTOIF	RBIF ⁽¹⁾
bit 7							bit 0
Legend:							

R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 7	GIE/GIEH: Global Interrupt Enable bit <u>When IPEN = 0:</u> 1 = Enables all unmasked interrupts
	0 = Disables all interrupts When IPEN = 1:
	1 = Enables all high-priority interrupts 0 = Disables all interrupts
bit 6	PEIE/GIEL: Peripheral Interrupt Enable bit When IPEN = 0:
	 1 = Enables all unmasked peripheral interrupts 0 = Disables all peripheral interrupts
	<u>When IPEN = 1:</u> 1 = Enables all low-priority peripheral interrupts
	0 = Disables all low-priority peripheral interrupts
bit 5	TMR0IE: TMR0 Overflow Interrupt Enable bit
	 = Enables the TMR0 overflow interrupt 0 = Disables the TMR0 overflow interrupt
bit 4	INTOIE: INTO External Interrupt Enable bit
	 Enables the INT0 external interrupt Disables the INT0 external interrupt
bit 3	RBIE: RB Port Change Interrupt Enable bit ⁽²⁾
	 = Enables the RB port change interrupt 0 = Disables the RB port change interrupt
bit 2	TMR0IF: TMR0 Overflow Interrupt Flag bit
	 1 = TMR0 register has overflowed (must be cleared in software) 0 = TMR0 register has not overflowed
bit 1	INTOIF: INTO External Interrupt Flag bit
	 1 = The INT0 external interrupt occurred (must be cleared in software) 0 = The INT0 external interrupt did not occur
bit 0	RBIF: RB Port Change Interrupt Flag bit ⁽¹⁾
	1 = At least one of the RB<7:4> pins changed state (must be cleared in software)
	0 = None of the RB<7:4> pins have changed state
Note 1:	A mismatch condition will continue to set this bit. To end the mismatch condition and allow the bit to be cleared, read PORTB and wait one additional instruction cycle.
2:	Each pin on PORTB for interrupt-on-change is individually enabled and disabled in the IOCB register. By

2: Each pin on PORTB for interrupt-on-change is individually enabled and disabled in the IOCB register. By default, all pins are disabled.

R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1		
RBPU	INTEDG0	INTEDG1	INTEDG2	INTEDG3	TMR0IP	INT3IP	RBIP		
bit 7							bit C		
Lonondi									
Legend: R = Reada	abla bit	W = Writable	hit	U = Unimplerr	ontod bit road	d ac 'O'			
-n = Value		'1' = Bit is set	UIL	$0^{\circ} = \text{Bit is clear}$	-	x = Bit is unkn	own		
							lowin		
bit 7	RBPU: PORT	B Pull-up Enal	ole bit						
		B pull-ups are							
	0 = PORTB p	oull-ups are ena	abled by individ	dual port TRIS v	alues				
bit 6	INTEDG0: Ex	ternal Interrupt	0 Edge Selec	t bit					
		on rising edge							
	•	on falling edge							
bit 5		ternal Interrupt on rising edge	1 Edge Selec	t Dit					
		on falling edge							
bit 4		INTEDG2: External Interrupt 2 Edge Select bit							
		t on rising edge							
	0 = Interrupt	on falling edge							
bit 3		ternal Interrupt	3 Edge Selec	t bit					
		on rising edge							
hit O	•	on falling edge		h:+					
bit 2	1 = High prio	R0 Overflow Int	enupt Phonity	DIL					
	0 = Low prior								
bit 1	INT3IP: INT3	External Interr	upt Priority bit						
	1 = High prio								
	0 = Low prior	•							
bit 0		rt Change Inter	rupt Priority bit	İ.					
	1 = High prio 0 = Low prior								
		ity							
Note:	Interrupt flag bits	are set when	an interrupt co	ndition occurs	regardless of t	he state of its of	corresponding		
	enable bit or the (are clear prior to	Global Interrupt	Enable bit. Us	er software sho	uld ensure the	appropriate inte			

REGISTER 10-2: INTCON2: INTERRUPT CONTROL REGISTER 2

REGISTER 10-3: INTCON3: INTERRUPT CONTROL REGISTER 3

R/W-1	R/W-1	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
INT2IP	INT1IP	INT3IE	INT2IE	INT1IE	INT3IF	INT2IF	INT1IF
bit 7							bit (
Legend: R = Reada	able bit	W = Writable	hit	II – I Inimpler	nented bit, rea	d as '0'	
-n = Value		'1' = Bit is set		'0' = Bit is cle		x = Bit is unkr	NOW/D
					arcu		
bit 7	INT2IP: INT2	External Interr	upt Priority bit				
	1 = High pric						
	0 = Low prio	rity					
bit 6		External Interr	upt Priority bit				
	1 = High pric						
bit 5	0 = Low prio	External Interr	unt Enable bit				
DIL D		the INT3 exteri	•				
		the INT3 exter					
bit 4		External Interr	•				
		the INT2 extern					
	0 = Disables	the INT2 exter	nal interrupt				
bit 3		External Interr	•				
		the INT1 extern					
h it 0		the INT1 exter	•				
bit 2		External Interr		must be cleared	din ooffwara)		
		3 external interi			u in soltware)		
bit 1		External Interr					
				must be cleared	d in software)		
	0 = The INT2	2 external interi	upt did not oc	cur			
bit 0	INT1IF: INT1	External Interr	upt Flag bit				
				must be cleared	d in software)		
	0 = The INT'	1 external interi	upt did not oc	cur			
Note:	Interrupt flag bits	are set when	an interrupt co	ondition occurs	regardless of	the state of its	corresponding
	enable bit or the						
	are clear prior to						

10.2 PIR Registers

The PIR registers contain the individual flag bits for the peripheral interrupts. Due to the number of peripheral interrupt sources, there are six Peripheral Interrupt Request (Flag) registers (PIR1 through PIR5).

- Note 1: Interrupt flag bits are set when an interrupt condition occurs regardless of the state of its corresponding enable bit or the Global Interrupt Enable bit, GIE (INTCON<7>).
 - 2: User software should ensure the appropriate interrupt flag bits are cleared prior to enabling an interrupt and after servicing that interrupt.

REGISTER 10-4: PIR1: PERIPHERAL INTERRUPT REQUEST (FLAG) REGISTER 1

R/W-0	R/W-0	R-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0
PSPIF	ADIF	RC1IF	TX1IF	SSPIF	TMR1GIF	TMR2IF	TMR1IF
bit 7							bit 0

Legend:				
R = Read	able bit	W = Writable bit	U = Unimplemented bit,	, read as '0'
-n = Value	e at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown
bit 7	1 = A rea	arallel Slave Port Read/Write ad or write operation has take ead or write operation has oc	en place (must be cleared in se	oftware)
bit 6	1 = An A	D Converter Interrupt Flag bi /D conversion completed (m A/D conversion is not comple	ust be cleared in software)	
bit 5	RC1IF: E	USARTx Receive Interrupt F	-lag bit	

						-	-					
1 =	The	EUSA	RTx re	ceive	buffe	r, RCR	REG1,	is full	(cleared	when I	RCREG1	is read)

- 0 = The EUSARTx receive buffer is empty
- bit 4 **TX1IF:** EUSARTx Transmit Interrupt Flag bit
 - 1 = The EUSARTx transmit buffer, TXREG1, is empty (cleared when TXREG1 is written)
 - 0 = The EUSARTx transmit buffer is full

bit 3	SSPIF: Master Synchronous Serial Port Interrupt Flag bit
	1 = The transmission/reception is complete (must be cleared in software)0 = Waiting to transmit/receive
bit 2	TMR1GIF: Timer1 Gate Interrupt Flag bit
	 1 = Timer gate interrupt occurred (must be cleared in software) 0 = No timer gate interrupt occurred
bit 1	TMR2IF: TMR2 to PR2 Match Interrupt Flag bit

1 = TMR2 to PR2 match occurred (must be cleared in software)

0 = No TMR2 to PR2 match occurred

bit 0 **TMR1IF:** TMR1 Overflow Interrupt Flag bit 1 = TMR1 register overflowed (must be cleared in software)

0 = TMR1 register did not overflow

REGISTER 10-5: PIR2: PERIPHERAL INTERRUPT REQUEST (FLAG) REGISTER 2

R/W-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
OSCFIF	—	—	—	BCLIF	HLVDIF	TMR3IF	TMR3GIF
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7	OSCFIF: Oscillator Fail Interrupt Flag bit 1 = Device oscillator failed, clock input has changed to INTOSC (bit must be cleared in software) 0 = Device clock is operating
bit 6-4	Unimplemented: Read as '0'
bit 3	BCLIF: Bus Collision Interrupt Flag bit
	 1 = A bus collision occurred (bit must be cleared in software) 0 = No bus collision occurred
bit 2	HLVDIF: High/Low-Voltage Detect Interrupt Flag bit
	 1 = A low-voltage condition occurred (bit must be cleared in software) 0 = The device voltage is above the regulator's low-voltage trip point
bit 1	TMR3IF: TMR3 Overflow Interrupt Flag bit
	 1 = TMR3 register overflowed (bit must be cleared in software) 0 = TMR3 register did not overflow
bit 0	 TMR3GIF: TMR3 Gate Interrupt Flag bit 1 = Timer gate interrupt occurred (bit must be cleared in software) 0 = No timer gate interrupt occurred

U-0	U-0	R-0	R-0	R/W-0	R/W-0	R/W-0	U-0
_	_	RC2IF	TX2IF	CTMUIF	CCP2IF	CCP1IF	_
oit 7							bit
Legend: R = Readal	ble bit	W = Writable	hit	U = Unimpler	nented bit rea	1 as '0'	
-n = Value a		'1' = Bit is set	510	'0' = Bit is clea		x = Bit is unkno	own
							-
bit 7-6	Unimplemen	ted: Read as ')'				
bit 5	RC2IF: EUSA	ARTx Receive I	nterrupt Flag b	oit			
				62, is full (cleare	d when RCRE	G2 is read)	
		SARTx receive b					
bit 4		RTx Transmit I					、
		SARTX transmit		32, is empty (cle	eared when 1	REG2 is written)
bit 3		MU Interrupt Fla					
		•	•	ared in software	e)		
		U interrupt occu			,		
bit 2	CCP2IF: CCF	P2 Interrupt Fla	g bit				
	Capture mod						
		1 MR3 register 1/TMR3 registe		red (must be cle	eared in softwa	ire)	
	Compare mo	•		inco			
			compare mate	ch occurred (mu	st be cleared i	n software)	
		1/TMR3 registe	r compare ma	tch occurred			
	<u>PWM mode:</u> Unused in thi	o modo					
bit 1		S mode. CP1 Interrupt FI	aa hit				
	Capture mode	-	ay bit				
			capture occur	red (must be cle	ared in softwa	re)	
	0 = No TMR	1/TMR3 registe	r capture occu	urred			
	Compare mo					<i>a</i>)	
		1 MR3 register 1/TMR3 registe		ch occurred (mu	st be cleared i	n software)	
	PWM mode:	in thir to registe					
	Unused in thi	s mode.					

REGISTER 10-6: PIR3: PERIPHERAL INTERRUPT REQUEST (FLAG) REGISTER 3

REGISTER 10-7: PIR4: PERIPHERAL INTERRUPT REQUEST (FLAG) REGISTER 4

R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0				
EEIF	CMP2IF	CMP1IF	—	CCP5IF	CCP4IF	CCP3IF				
	1	1			1	bit C				
			-							
POR	'1' = Bit is set		'0' = Bit is c	leared	x = Bit is unki	nown				
TMR4IF· TM	IR4 Overflow In	terrunt Elag bi	ł							
				ware)						
	•	•		,						
EEIF: Data E	EDATA/Flash	Nrite Operatio	n Interrupt Fla	ag bit						
	•	• •		,						
	•	•	r has not bee	n staned						
	•	•	ared in softw	are)						
CMP1IF: CM	IP1 Interrupt Fl	ag bit								
			ared in softw	are)						
-										
	Capture Mode									
	1 = A TMR register capture occurred (bit must be cleared in software)									
				-						
		a matab assur	rad (must be	alcored in coffu						
				cleared in solution	are)					
PWM Mode										
Not used in I	PWM mode.									
	-	ig bit								
		occurred (bit	must bo close	rod in coffwara)						
			must be clear	eu in soltware)						
	•									
				cleared in softwa	are)					
	register compa	are match occi	urrea							
	PWM mode.									
CCP3IF: CC	P3 Interrupt Fla	ng bit								
			must be clear	red in software)						
		c occurred								
1 = A TMR	register compar			cleared in softwa	are)					
	R register compa	are match occu	urred							
PWM Mode										
	EEIF bit POR TMR4IF: TM 1 = TMR4 rd 0 = TMR4 rd 0 = TMR4 rd EEIF: Data E 1 = The writ CMP2IF: CM 1 = CMP2 ir 0 = CMP2 ir 0 = CMP2 ir CMP1IF: CM 1 = CMP1 ir 0 = NOTMF COmpare Mode 1 = A TMR 0 = No TMF <u>COmpare Mode</u> Not used in I CCP4IF: CC <u>Capture Mode</u> Not used in I CCP4IF: CC <u>Capture Mode</u> 1 = A TMR 0 = No TMF <u>COmpare Mode</u> 1 = A TMR 0 = No TMF	EEIF CMP2IF ebit W = Writable POR '1' = Bit is set TMR4IF: TMR4 Overflow In 1 = TMR4 register overflow 0 = TMR4 register overflow 0 = TMR4 register overflow 1 = The write operation is of 0 = TMP2IF: CMP2 Interrupt Flat 1 = CMP2 interrupt occurre 0 = CMP2 interrupt occurre 0 = CMP1 interrupt occurre 0 = CMP1 interrupt occurre 0 = CMP1 interrupt did not Unimplemented: Read as ' CCP5IF: CCP5 Interrupt Flat Capture Mode 1 = A TMR register capture 0 = No TMR register compar 0 = No TMR register compar 0 = No TMR register capture 0 = No TMR register capture 0 = No TMR register compar 0 = No TMR register capture	EEIF CMP2IF CMP1IF bit W = Writable bit POR '1' = Bit is set TMR4IF: TMR4 Overflow Interrupt Flag bit 1 = TMR4 register overflowed (must be cl 0 = TMR4 register did not overflow EEIF: Data EEDATA/Flash Write Operatio 1 = The write operation is complete (must) 0 = The write operation is not complete of CMP2IF: CMP2 Interrupt Flag bit 1 = CMP2 interrupt occurred (must be cle 0 = CMP1 interrupt Blag bit 1 = A TMR register capture occurred (bit 0 = No TMR register capture occurred (bit 0 = No TMR register compare match occur 0 = No TMR register capture occurred (bit 0 = No TMR register capture occurred (bit 0 = No TMR register capture occurred (bit 0 = No TMR register capture occurred Compare Mode 1 = A TMR register capture occurred (bit	EEIF CMP2IF CMP1IF — bit W = Writable bit U = Unimple POR '1' = Bit is set '0' = Bit is c TMR4IF: TMR4 Overflow Interrupt Flag bit 1 = TMR4 register overflowed (must be cleared in softwore) 0 = TMR4 register overflowed (must be cleared in softwore) EEIF: Data EEDATA/Flash Write Operation Interrupt Flag bit 1 = The write operation is complete (must be cleared in softwore) 0 = CMP2 Interrupt Cocurred (must be cleared in softwore) 0 = CMP2 interrupt occurred (must be cleared in softwore) 0 = CMP1 Interrupt occurred (must be cleared in softwore) 0 = CMP1 interrupt occurred (must be cleared in softwore) 0 = CMP1 interrupt occurred (must be cleared in softwore) 0 = CMP1 interrupt occurred (must be cleared in softwore) 0 = CMP1 interrupt occurred (must be cleared in softwore) 0 = CMP1 interrupt occurred (must be cleared in softwore) 0 = CMP1 interrupt occurred (must be cleared in softwore) 0 = CMP1 interrupt occurred (must be cleared in softwore) 0 = CMP1 interrupt occurred (must be cleared in softwore) 0 = CMP1 interrupt occurred (must be cleared in softwore) 0 = CMP1 interrupt occurred (must be cleared in softwore) 0 = No TMR register capture occurred (bit must be cleared in softwore) 0 = No TMR register capture occurred (must be cleared in softwore) 1 = A TMR register capture occurred C	EEIF CMP2IF CMP1IF — CCP5IF bit W = Writable bit U = Unimplemented bit, read PCR '1' = Bit is set '0' = Bit is cleared TMR4IF: TMR4 Overflow Interrupt Flag bit 1 = TMR4 register overflowed (must be cleared in software) 0 = TMR4 register did not overflow EEIF: Data EEDATA/Flash Write Operation Interrupt Flag bit 1 1 = The write operation is complete (must be cleared in software) 0 = TMR4 register climation is not complete or has not been started CMP2IF: CMP2 Interrupt Flag bit 1 = CMP2 interrupt occurred (must be cleared in software) 0 0 = CMP2 interrupt did not occur CMP1IF: CMP1 Interrupt Flag bit 1 = CMP1 interrupt did not occur Unimplemented: Read as '0' CCP5IF: CCP5 Interrupt Flag bit Capture Mode 1 A TMR register capture occurred (bit must be cleared in software) 0 1 = A TMR register capture occurred (bit must be cleared in software) 0 No TMR register capture occurred 0 = No TMR register capture occurred (bit must be cleared in software) 0 No tused in PWM mode. 0 = No TMR register capture occurred (bit must be cleared in software) 0 No tused in software) 0 = No TMR register capture occurred (bit must be cleared in softw	EEIF CMP2IF CMP1IF — CCP5IF CCP4IF bit W = Writable bit U = Unimplemented bit, read as '0' POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown TMR41F: TMR4 register overflowed (must be cleared in software) 0 TMR4 register overflowed (must be cleared in software) 0 TMR4 register did not overflow EEIF: Data EEDATA/Flash Write Operation Interrupt Flag bit 1 The write operation is complete (must be cleared in software) 0 0 = The write operation is not complete or has not been started CMP2IF: CMP2 Interrupt Flag bit 1 CMP2 Interrupt Flag bit 1 1 = CMP2 interrupt Flag bit 1 CMP1 Interrupt Flag bit 1 CMP1 Interrupt Flag bit 1 1 = CMP1 interrupt Flag bit Capture Mode 1 A TMR register capture occurred (bit must be cleared in software) 0 No TMR register capture occurred 0 = No TMR register capture occurred (bit must be cleared in software) 0 No TMR register capture occurred 0 = No TMR register capture occurred (bit must be cleared in software) 0 No TMR register capture occurred 0 = No TMR register capture occurred (bit must be cleared in				

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
IRXIF	WAKIF	ERRIF	TXB2IF	TXB1IF	TXB0IF	RXB1IF	RXB0IF/ FIFOFIF				
bit 7	•						bit				
Legend:	1.1		1.11			1					
R = Readable		W = Writable		-	nented bit, read						
-n = Value at	PUR	'1' = Bit is set	['0' = Bit is cle	ared	x = Bit is unk	nown				
bit 7	IRXIF: Invalid	d Message Rec	eived Interrup	t Flag bits							
		d message occ	•	•							
		id message occ									
bit 6	WAKIF: Bus	Wake-up Activi	ity Interrupt Fla	ag bit							
		on the CAN bus ity on the CAN									
bit 5	ERRIF: Erro	r Interrupt Flag	bit (Multiple s	ources in CON	ISTAT register)						
		has occurred in		• •	ources)						
		module errors									
bit 4		TXB2IF: Transmit Buffer 2 Interrupt Flag bit L = Transmit Buffer 2 has completed transmission of a message and may be reloaded									
					•	lay be reloaded					
bit 3	 0 = Transmit Buffer 2 has not completed transmission of a message TXB1IF: Transmit Buffer 1 Interrupt Flag bit 										
	 1 = Transmit Buffer 1 has completed transmission of a message and may be reloaded 0 = Transmit Buffer 1 has not completed transmission of a message 										
	0 = Transmi	t Buffer 1 has n	ot completed	transmission of	a message						
bit 2		TXB0IF: Transmit Buffer 0 Interrupt Flag bit									
		t Buffer 0 has c t Buffer 0 has n				ay be reloaded	l				
bit 1	RXB1IF: Receive Buffer 1 Interrupt Flag bit										
	$\frac{\text{Mode 0:}}{1 - CAN De}$	aaiva Duffar 1 k									
		ceive Buffer 1 h ceive Buffer 1 h		0							
	Modes 1 and										
		Receive Buffer/I			•						
		Receive Buffer/I			message						
bit 0	=	is dependent o	on the selected	I mode:							
	Mode 0: PXBOIE: Rec	ceive Buffer 0 Ir	nterrunt Elaa h	.i+							
		ceive Buffer 0 h									
		ceive Buffer 0 h		•							
	<u>Mode 1:</u> Unimplemer	nted: Read as '	0'								
	Mode 2:										
	FIFOFIF: FIF	O Full Interrup	t Flag bit								
		s reached full s			UE bit						

REGISTER 10-8: PIR5: PERIPHERAL INTERRUPT REQUEST (FLAG) REGISTER 5

10.3 PIE Registers

The PIE registers contain the individual enable bits for the peripheral interrupts. Due to the number of peripheral interrupt sources, there are six Peripheral Interrupt Enable registers (PIE1 through PIE6). When IPEN (RCON<7>) = 0, the PEIE bit must be set to enable any of these peripheral interrupts.

REGISTER 10-9: PIE1: PERIPHERAL INTERRUPT ENABLE REGISTER 1

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
PSPIE	ADIE	RC1IE	TX1IE	SSPIE	TMR1GIE	TMR2IE	TMR1IE
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7	PSPIE: Parallel Slave Port Read/Write Interrupt Enable bit 1 = Enables the PSP read/write interrupt 0 = Disables the PSP read/write interrupt
bit 6	ADIE: A/D Converter Interrupt Enable bit 1 = Enables the A/D interrupt 0 = Disables the A/D interrupt
bit 5	RC1IE: EUSARTx Receive Interrupt Enable bit 1 = Enables the EUSARTx receive interrupt 0 = Disables the EUSARTx receive interrupt
bit 4	TX1IE: EUSARTx Transmit Interrupt Enable bit 1 = Enables the EUSARTx transmit interrupt 0 = Disables the EUSARTx transmit interrupt
bit 3	SSPIE: Master Synchronous Serial Port Interrupt Enable bit 1 = Enables the MSSP interrupt 0 = Disables the MSSP interrupt
bit 2	TMR1GIE: TMR1 Gate Interrupt Enable bit 1 = Enables the gate 0 = Disabled the gate
bit 1	TMR2IE: TMR2 to PR2 Match Interrupt Enable bit 1 = Enables the TMR2 to PR2 match interrupt 0 = Disables the TMR2 to PR2 match interrupt
bit 0	TMR1IE: TMR1 Overflow Interrupt Enable bit 1 = Enables the TMR1 overflow interrupt 0 = Disables the TMR1 overflow interrupt

R/W-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0				
OSCFIE	_	_	—	BCLIE	HLVDIE	TMR3IE	TMR3GIE				
bit 7							bit 0				
Legend:											
R = Readab	le bit	W = Writable	bit	U = Unimplemented bit, read as '0'							
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown				
bit 7	OSCFIE: Osc	illator Fail Inter	rupt Enable b	it							
	1 = Enabled										
	0 = Disabled										
bit 6-4	Unimplemen	ted: Read as ')'								
bit 3	BCLIE: Bus C	Collision Interru	pt Enable bit								
	1 = Enabled										
	0 = Disabled										
bit 2	•	n/Low-Voltage I	Detect Interrup	ot Enable bit							
	1 = Enabled										
	0 = Disabled										
bit 1		R3 Overflow Int	errupt Enable	bit							
	1 = Enabled										
L:1 0	0 = Disabled			:4							
bit 0		mer3 Gate Inte	rrupt Enable b	JI							
	1 = Enabled 0 = Disabled										

REGISTER 10-10: PIE2: PERIPHERAL INTERRUPT ENABLE REGISTER 2

REGISTER 10-11: PIE3: PERIPHERAL INTERRUPT ENABLE REGISTER 3

U-0	U-0	R-0	R-0	R/W-0	R/W-0	R/W-0	U-0
_	_	RC2IE	TX2IE	CTMUIE	CCP2IE	CCP1IE	_
bit 7							bit 0
Legend:							
R = Readabl	le bit	W = Writable	oit	U = Unimplem	nented bit, read	1 as '0'	
-n = Value at	n = Value at POR (1' = Bit is set (0' = Bi			'0' = Bit is clea	ared	x = Bit is unkno	own
bit 7-6	Unimplemen	ted: Read as ')'				
bit 5	RC2IE: EUS/	ARTx Receive I	nterrupt Enable	e bit			
	1 = Enabled						
	0 = Disabled						
bit 4	TX2IE: EUSA	ARTx Transmit I	nterrupt Enabl	e bit			
	1 = Enabled						
	0 = Disabled						
bit 3		MU Interrupt Er	able bit				
	1 = Enabled						
	0 = Disabled						
bit 2		P2 Interrupt Ena	able bit				
	1 = Enabled 0 = Disabled						
hit 1			aabla hit				
bit 1	1 = Enabled	CP1 Interrupt E					
	1 = Enabled 0 = Disabled						
bit 0	Unimplemen						

R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0				
TMR4IE	EEIE	CMP2IE	CMP1IE	—	CCP5IE	CCP4IE	CCP3IE				
bit 7						• •	bit 0				
Legend:											
R = Readable	e bit	W = Writable	bit	U = Unimple	mented bit, read	d as '0'					
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkr	nown				
L:1 7			to my unt Elon b	:4							
bit 7	1 = Interrupt	R4 Overflow In	terrupt Flag b	il il							
	0 = Interrupt										
bit 6	•	EDATA/Flash	Nrite Operatio	on Interrupt Fla	a bit						
	1 = Interrupt										
	0 = Interrupt	is disabled									
bit 5	CMP2IE: CM	P2 Interrupt Fl	ag bit								
	1 = Interrupt										
	0 = Interrupt										
bit 4		P1 Interrupt Fl	ag bit								
		 1 = Interrupt is enabled 0 = Interrupt is disabled 									
bit 3	•	ted: Read as '	0'								
bit 2	-	P5 Interrupt Fla									
	1 = Interrupt	•	3								
	0 = Interrupt										
bit 1	CCP4IE: CCI	P4 Interrupt Fla	ag bit								
	1 = Interrupt										
	0 = Interrupt										
bit 0		P3 Interrupt Fla	ag bits								
	1 = Interrupt										
	0 = Interrupt										

REGISTER 10-12: PIE4: PERIPHERAL INTERRUPT ENABLE REGISTER 4

REGISTER 10-13: PIE5: PERIPHERAL INTERRUPT ENABLE REGISTER 5

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
IRXIE	WAKIE	ERRIE	TXB2IE	TXB1IE	TXB0IE	RXB1IE	RXB0IE/ FIFOFIE			
bit 7		-					bit C			
Legend:										
R = Readable	e bit	W = Writable	bit	U = Unimpler	mented bit, rea	ad as '0'				
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unki	nown			
bit 7	IRXIE: Invali 1 = Interrupt	d Message Rec	eived Interrup	ot Flag bit						
	0 = Interrupt									
bit 6	•	Wake-up Activ	itv Interrupt FI	aq bit						
	1 = Interrupt 0 = Interrupt	t is enabled								
bit 5	ERRIE: Erro	or Interrupt Flag	bit (multiple s	ources in the (COMSTAT regi	ister)				
	1 = Interrupt 0 = Interrupt	t is enabled			-	·				
bit 4	TXB2IE: Tra	nsmit Buffer 2 I	nterrupt Flag I	bit						
	1 = Interrupt 0 = Interrupt									
bit 3	TXB1IE: Tra	nsmit Buffer 1 I	nterrupt Flag I	bit						
	1 = Interrupt 0 = Interrupt									
bit 2	TXB0IE: Tra	XB0IE: Transmit Buffer 0 Interrupt Flag bit								
	1 = Interrupt 0 = Interrupt									
bit 1	RXB1IE: Re	ceive Buffer 1 li	nterrupt Flag b	bit						
	1 = Interrupt 0 = Interrupt									
bit 0	Bit operation Mode 0:	is dependent c	n the selected	d mode:						
	RXB0IE : Red 1 = Interrupt		nterrupt Flag b	bit						
	0 = Interrupt	t is disabled								
	Mode 1: Unimplemer	nted: Read as '	0'							
	Mode 2:									
		O Full Interrup	t Flag bit							
	1 = Interrupt									
	0 = Interrupt									

10.4 IPR Registers

The IPR registers contain the individual priority bits for the peripheral interrupts. Due to the number of peripheral interrupt sources, there are six Peripheral Interrupt Priority registers (IPR1 through IPR6). Using the priority bits requires that the Interrupt Priority Enable (IPEN) bit (RCON<7>) be set.

REGISTER 10-14: IPR1: PERIPHERAL INTERRUPT PRIORITY REGISTER 1

R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
PSPIP	ADIP	RC1IP	TX1IP	SSPIP	TMR1GIP	TMR2IP	TMR1IP
bit 7							bit 0
Legend: R = Readabl	lo bit	W = Writable	hit	II – Unimplon	nantad hit raa	1 00 '0'	
-n = Value at		W = Writable bitU = Unimplemented bit, read as '0''1' = Bit is set'0' = Bit is clearedx = Bit is unknown					
	IFOR	I - DILIS SEL			areu		101011
bit 7	PSPIP: Parall	el Slave Port F	Read/Write Inte	errupt Priority bi	t		
	1 = High prio 0 = Low prior						
bit 6		onverter Interru	pt Priority bit				
	1 = High prio 0 = Low prior	•					
bit 5	•	RTx Receive I	nterrunt Priorit	v hit			
bit o	1 = High prio			y on			
	0 = Low prior						
bit 4	TX1IP: EUSA	RTx Transmit	nterrupt Priorit	ty bit			
	1 = High prio 0 = Low prior	•					
bit 3	•	•	Serial Port In	terrupt Priority	hit		
Sit 0	1 = High prio	•		ton up trinonty i			
	0 = Low prior	ity					
bit 2	TMR1GIP: Tir	mer1 Gate Inte	rrupt Priority b	it			
	1 = High prio 0 = Low prior	,					
bit 1	•	R2 to PR2 Mate	h Interrunt Pri	ority hit			
	1 = High prio		in monuper n	only bit			
	0 = Low prior	•					
bit 0	TMR1IP: TMF	R1 Overflow Inf	errupt Priority	bit			
	1 = High prio						
	0 = Low prior	цу					

REGISTER 10-15: IPR2: PERIPHERAL INTERRUPT PRIORITY REGISTER 2

R/W-1	U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	
OSCFIP	· _	_	_	BCLIP	HLVDIP	TMR3IP	TMR3GIP	
bit 7							bit 0	
Legend:								
R = Reada	able bit	W = Writable I	oit	U = Unimplen	nented bit, read	d as '0'		
-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown							nown	
bit 7	OSCFIP: C	Oscillator Fail Inter	rupt Priority bit	t				
1 = High priority								
	0 = Low pr	,						
bit 6-4	Unimplem	ented: Read as '0)'					
bit 3	BCLIP: Bu	s Collision Interru	ot Priority bit					
	1 = High p	•						
	0 = Low pr	,						
bit 2	HLVDIP: H	ligh/Low-Voltage E	Detect Interrup	t Priority bit				
	1 = High p	•						
	0 = Low pr	riority						
bit 1	TMR3IP: ⊤	MR3 Overflow Inte	errupt Priority	bit				
	1 = High p	,						
	0 = Low pr	riority						
bit 0	TMR3GIP:	TMR3 Gate Inter	upt Priority bit					
	1 = High p	•						
	0 = Low pi	riority						

U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	U-0
—	—	RC2IP	TX2IP	CTMUIP	CCP2IP	CCP1IP	—
bit 7							bit
Legend:							
R = Readab	le bit	W = Writable	bit	U = Unimplem	nented bit, read	l as '0'	
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is clea		x = Bit is unkno	own
							00011
bit 7-6	Unimpleme	nted: Read as '	כי				
bit 5	RC2IP: EUS	ARTx Receive I	Priority Flag bi	t			
	1 = High prie		, 0				
	0 = Low pric	•					
bit 4	TX2IP: EUS	ARTx Transmit	nterrupt Priori	ty bit			
	1 = High prie	ority					
	0 = Low pric	ority					
bit 3	CTMUIP: CT	MU Interrupt Pr	iority bit				
	1 = High prie	ority					
	0 = Low pric	ority					
bit 2	CCP2IP: CC	P2 Interrupt Pri	ority bit				
	1 = High prie	ority					
	0 = Low pric	ority					
bit 1	CCP1IP: EC	CP1 Interrupt P	riority bit				
	1 = High prie						
	0 = Low pric	-					
bit 0	Unimpleme	nted: Read as '	כ'				

REGISTER 10-16: IPR3: PERIPHERAL INTERRUPT PRIORITY REGISTER 3

REGISTER 10-17: IPR4: PERIPHERAL INTERRUPT PRIORITY REGISTER 4

R/W-1	R/W-1	R/W-1	R/W-1	U-0	R/W-1	R/W-1	R/W-1				
TMR4IP	EEIP	CMP2IP	CMP1IP	_	CCP5IP	CCP4IP	CCP3IP				
bit 7							bit 0				
Legend:	1.11					1					
R = Readable		W = Writable		•	mented bit, read						
-n = Value at POR '1' = Bit is set				'0' = Bit is cle	eared	x = Bit is unkr	nown				
bit 7	TMR4IP: TM	R4 Overflow Inf	errupt Priority	/ bit							
	1 = High pric 0 = Low prio	ority	. ,								
bit 6	EEIP: EE Interrupt Priority bit										
	0 = Low prio	rity									
bit 5	CMP2IP: CM	P2 Interrupt Pri	iority bit								
	1 = High pric 0 = Low prio										
bit 4	CMP1IP: CM	P1 Interrupt Pri	iority bit								
	1 = High pric 0 = Low pric										
bit 3	Unimplemen	ted: Read as '	0'								
bit 2	CCP5IP: CCI	P5 Interrupt Pri	ority bit								
	1 = High pric 0 = Low pric										
bit 1	CCP4IP: CCI	P4 Interrupt Pri	ority bit								
	1 = High pric 0 = Low prio		-								
bit	•	P3 Interrupt Pri	ority bits								
	1 = High pric 0 = Low prio	ority	2								

R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1					
IRXIP	WAKIP	ERRIP	TXB2IP	TXB1IP	TXB0IP	RXB1IP	RXB0IP/ FIFOFIE					
bit 7							bit					
Legend:												
R = Readabl	e bit	W = Writable	bit	U = Unimpler	mented bit, read	d as '0'						
-n = Value at	POR	'1' = Bit is set	t	'0' = Bit is cle		x = Bit is unk	nown					
bit 7		id Message Rec	ceived Interrup	ot Priority bits								
	1 = High pri 0 = Low pric	•										
bit 6	-	Wake-up Activ	ity Interrupt Pr	riority bit								
	1 = High pri	ority		·								
	0 = Low price											
bit 5		N Bus Error Inte	errupt Priority I	oit								
	1 = High pri 0 = Low pric	2										
bit 4	•	TXB2IP: Transmit Buffer 2 Interrupt Priority bit										
		1 = High priority										
	0 = Low priority TXB1IP: Transmit Buffer 1 Interrupt Priority bit											
bit 3			nterrupt Priori	ty bit								
	1 = High pri 0 = 1 ow prices											
bit 2	0 = Low priority TXB0IP: Transmit Buffer 0 Interrupt Priority bit											
		1 = High priority										
	0 = Low price	ority										
bit 1	RXB1IP: Receive Buffer 1 Interrupt Priority bit											
	<u>Mode 0:</u> 1 = High pri	ority for Receive	a Buffor 1									
	U 1	ority for Receive										
	Modes 1 and											
		ority for receive										
bit 0	 0 = Low priority for received messages RXB0IP/FIFOFIP: Receive Buffer 0 Interrupt Priority bit 											
Sit 0	Mode 0:		Daner o Intern	apt i nonty bit								
	1 = High pri	ority for Receive										
	-	ority for Receive	e Buffer 0									
	<u>Mode 1:</u> Unimpleme	nted: Read as '	0'									
	Mode 2:											
		FO Full Interrup	t Flag bit									
	1 = High pri 0 = Low pric											
		Jinty										

REGISTER 10-18: IPR5: PERIPHERAL INTERRUPT PRIORITY REGISTER 5

10.5 RCON Register

The RCON register contains bits used to determine the cause of the last Reset or wake-up from Idle or Sleep modes. RCON also contains the bit that enables interrupt priorities (IPEN).

REGISTER 10-19: RCON: RESET CONTROL REGISTER

R/W-0	R/W-1	R/W-1	R/W-1	R-1	R-1	R/W-0	R/W-0
IPEN	SBOREN	CM	RI	TO	PD	POR	BOR
bit 7							bit 0

Legend:						
R = Readable bit	W = Writable bit	U = Unimplemented bit	U = Unimplemented bit, read as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown			

bit 7	IPEN: Interrupt Priority Enable bit
	1 = Enables priority levels on interrupts
	0 = Disables priority levels on interrupts (PIC16CXXX Compatibility mode)
bit 6	SBOREN: Software BOR Enable bit
	For details of bit operation, see Register 5-1.
bit 5	CM: Configuration Mismatch Flag bit
	1 = A Configuration Mismatch Reset has not occurred
	0 = A Configuration Mismatch Reset has occurred (must be subsequently set in software)
bit 4	RI: RESET Instruction Flag bit
	For details of bit operation, see Register 5-1.
bit 3	TO: Watchdog Timer Time-out Flag bit
	For details of bit operation, see Register 5-1.
bit 2	PD: Power-Down Detection Flag bit
	For details of bit operation, see Register 5-1.
bit 1	POR: Power-on Reset Status bit
	For details of bit operation, see Register 5-1.
bit 0	BOR: Brown-out Reset Status bit
	For details of bit operation, see Register 5-1.

10.6 INTx Pin Interrupts

External interrupts on the RB0/INT0, RB1/INT1, RB2/INT2 and RB3/INT3 pins are edge-triggered. If the corresponding INTEDGx bit in the INTCON2 register is set (= 1), the interrupt is triggered by a rising edge. If that bit is clear, the trigger is on the falling edge.

When a valid edge appears on the RBx/INTx pin, the corresponding flag bit, INTxIF, is set. This interrupt can be disabled by clearing the corresponding enable bit, INTxIE. Before re-enabling the interrupt, the flag bit (INTxIF) must be cleared in software in the Interrupt Service Routine.

All external interrupts (INT0, INT1, INT2 and INT3) can wake up the processor from the power-managed modes, if bit, INTxIE, was set prior to going into the power-managed modes. If the Global Interrupt Enable bit (GIE) is set, the processor will branch to the interrupt vector following wake-up.

The interrupt priority for INT1, INT2 and INT3 is determined by the value contained in the Interrupt Priority bits, INT1IP (INTCON3<6>), INT2IP (INTCON3<7>) and INT3IP (INTCON2<1>).

There is no priority bit associated with INT0; it is always a high-priority interrupt source.

10.7 TMR0 Interrupt

In 8-bit mode (the default), an overflow in the TMR0 register (FFh \rightarrow 00h) will set flag bit, TMR0IF. In 16-bit mode, an overflow in the TMR0H:TMR0L register pair (FFFFh \rightarrow 0000h) will set TMR0IF.

The interrupt can be enabled/disabled by setting/clearing enable bit, TMR0IE (INTCON<5>). Interrupt priority for Timer0 is determined by the value contained in the interrupt priority bit, TMR0IP (INTCON2<2>). For further details on the Timer0 module, see Section 13.0 "Timer0 Module".

10.8 PORTB Interrupt-on-Change

An input change on PORTB<7:4> sets flag bit, RBIF (INTCON<0>). The interrupt can be enabled/disabled by setting/clearing enable bit, RBIE (INTCON<3>), and each individual pin can be enabled/disabled by its corresponding bit in the IOCB register.

Interrupt priority for PORTB interrupt-on-change is determined by the value contained in the interrupt priority bit, RBIP (INTCON2<0>).

REGISTER IU	-20: IOCB:	INTERRUPT	-ON-CHANG	EPURIDU		GISTER	
B/M/ O				11.0	11.0	11.0	

R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0	U-0	U-0
IOCB7 ⁽¹⁾	IOCB6 ⁽¹⁾	IOCB5 ⁽¹⁾	IOCB4 ⁽¹⁾	—	—	—	—
bit 7							bit 0

Legend:				
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

1 = Interrupt-on-change is enabled

NOTED 40 20. LOCD. INTERDURT ON CHANCE DO

0 = Interrupt-on-change is disabled

bit 3-0 Unimplemented: Read as '0'

Note 1: Interrupt-on-change also requires that the RBIE bit of the INTCON register be set.

10.9 Context Saving During Interrupts

During interrupts, the return PC address is saved on the stack. Additionally, the WREG, STATUS and BSR registers are saved on the Fast Return Stack. If a fast return from interrupt is not used (see **Section 6.3 "Data Memory Organization**"), the user may need to save the WREG, STATUS and BSR registers on entry to the Interrupt Service Routine (ISR). Depending on the user's application, other registers also may need to be saved.

Example 10-1 saves and restores the WREG, STATUS and BSR registers during an Interrupt Service Routine.

EXAMPLE 10-1: SAVING STATUS, WREG AND BSR REGISTERS IN RAM

MOVWF MOVFF MOVFF ; ; USER ;	W_TEMP STATUS, STATUS_TEMP BSR, BSR_TEMP ISR CODE	; W_TEMP is in virtual bank ; STATUS_TEMP located anywhere ; BSR_TMEP located anywhere
MOVFF	BSR_TEMP, BSR	; Restore BSR
MOVF	W_TEMP, W	; Restore WREG
MOVFF	STATUS_TEMP, STATUS	; Restore STATUS

TABLE 10-1: SUMMARY OF REGISTERS ASSOCIATED WITH INTERRUPTS

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF
INTCON2	RBPU	INTEDG0	INTEDG1	INTEDG2	INTEDG3	TMR0IP	INT3IP	RBIP
INTCON3	INT2IP	INT1IP	INT3IE	INT2IE	INT1IE	INT3IF	INT2IF	INT1IF
PIR1	PSPIP	ADIF	RC1IF	TX1IF	SSPIF	TMR1GIF	TMR2IF	TMR1IF
PIR2	OSCFIF	—	_	—	BCLIF	HLVDIF	TMR3IF	TMR3GIF
PIR3	—	—	RC2IF	TX2IF	CTMUIF	CCP2IF	CCP1IF	—
PIR4	TMR4IF	EEIF	CMP2IF	CMP1IF		CCP5IF	CCP4IF	CCP3IF
PIR5	IRXIF	WAKIF	ERRIF	TXB2IF	TXB1IF	TXB0IF	RXB1IF	RXB0IF
PIE1	PSPIE	ADIE	RC1IE	TX1IE	SSPIE	TMR1GIE	TMR2IE	TMR1IE
PIE2	OSCFIE	—	_	—	BCLIE	HLVDIE	TMR3IE	TMR3GIE
PIE3	—	—	RC2IE	TX2IE	CTMUIE	CCP2IE	CCP1IE	_
PIE4	TMR4IE	EEIE	CCP2IE	CMP1IE	_	CCP5IE	CCP4IE	CCP3IE
PIE5	IRXIE	WAKIE	ERRIE	TXB2IE	TXB1IE	TXB0IE	RXB1IE	RXB0IE
IPR1	PSPIP	ADIP	RC1IP	TX1IP	SSPIP	TMR1GIP	TMR2IP	TMR1IP
IPR2	OSCFIP	—	_	—	BCLIP	HLVDIP	TMR3IP	TMR3GIP
IPR3	_	_	RC2IP	TX2IP	CTMUIP	CCP2IP	CCP1IP	—
IPR4	TMR4IP	EEIP	CMP2IP	CMP1IP		CCP5IP	CCP4IP	CCP3IP
IPR5	IRXIP	WAKIP	ERRIP	TXB2IP	TXB1IP	TXB0IP	RXB1IP	RXB0IP
RCON	IPEN	SBOREN	CM	RI	TO	PD	POR	BOR

Legend: Shaded cells are not used by the interrupts.

NOTES:

11.0 I/O PORTS

Depending on the device selected and features enabled, there are up to seven ports available. Some pins of the I/O ports are multiplexed with an alternate function from the peripheral features on the device. In general, when a peripheral is enabled, that pin may not be used as a general purpose I/O pin.

Each port has three memory mapped registers for its operation:

- TRIS register (Data Direction register)
- PORT register (reads the levels on the pins of the device)
- LAT register (Output Latch register)

Reading the PORT register reads the current status of the pins, whereas writing to the PORT register, writes to the Output Latch (LAT) register.

Setting a TRIS bit (= 1) makes the corresponding port pin an input (putting the corresponding output driver in a High-Impedance mode). Clearing a TRIS bit (= 0) makes the corresponding port pin an output (i.e., put the contents of the corresponding LAT bit on the selected pin).

The Output Latch (LAT register) is useful for read-modify-write operations on the value that the I/O pins are driving. Read-modify-write operations on the LAT register read and write the latched output value for the PORT register.

A simplified model of a generic I/O port, without the interfaces to other peripherals, is shown in Figure 11-1.

FIGURE 11-1: GENERIC I/O PORT OPERATION



11.1 I/O Port Pin Capabilities

When developing an application, the capabilities of the port pins must be considered. Outputs on some pins have higher output drive strength than others. Similarly, some pins can tolerate higher than VDD input levels.

All of the digital ports are 5.5V input tolerant. The analog ports have the same tolerance, having clamping diodes implemented internally.

11.1.1 PIN OUTPUT DRIVE

When used as digital I/O, the output pin drive strengths vary, according to the pins' grouping to meet the needs for a variety of applications. In general, there are two classes of output pins, in terms of drive capability:

- Outputs that are designed to drive higher current loads, such as LEDs:
 - PORTA PORTB
 - PORTC
- Outputs with lower drive levels, but capable of driving normal digital circuit loads with a high input impedance. Able to drive LEDs, but only those with smaller current requirements:
 - PORTD⁽¹⁾ PORTE⁽¹⁾
 - PORTF⁽²⁾ PORTG⁽²⁾

Note 1: These ports are not available on 28-pin devices.

2: These ports are not available on 28-pin or 40/44-pin devices

For more details, see "Absolute Maximum Ratings" in **Section 31.0 "Electrical Characteristics"**.

11.1.2 PULL-UP CONFIGURATION

Five of the I/O ports (PORTB, PORTD, PORTE, PORTF and PORTG) implement configurable weak pull-ups on all pins. These are internal pull-ups that allow floating digital input signals to be pulled to a consistent level without the use of external resistors.

The pull-ups are enabled with a single bit for each of the ports: RBPU (INTCON2<7>) for PORTB, and RDPU, REPU, RFPU and RGPU (PADCFG1<7:4>) for the other ports.

Additionally, the PORTB pull-up resistors can be enabled individually using the WPUB register. Each bit in the register corresponds to a bit on PORTB.

R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0	U-0	R/W-0		
RDPU ⁽¹⁾	REPU ⁽¹⁾	RFPU ⁽²⁾	RGPU ⁽²⁾		—		CTMUDS		
bit 7							bit 0		
r									
Legend:									
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, read	l as '0'			
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown		
bit 7	RDPU: PORT	D Pull-up Ena	ble bit ⁽¹⁾						
				, ,	ort latch values				
		D pull-up resis		led					
bit 6		E Pull-up Enal							
					ort latch values				
1		E pull-up resis		lied					
bit 5		F Pull-up Enat							
		F pull-up resistors			ort latch values				
bit 4		r pail ap resis rG Pull-up Ena							
bit 4		•		by individual r	ort latch values				
	 1 = PORTG pull-up resistors are enabled by individual port latch values 0 = All PORTG pull-up resistors are disabled 								
bit 3-1									
bit 0	CTMUDS: CT	MU Comparat	or Data Selec	t bit					
	1 = External	comparator (w	ith output on p	oin CTDIN) is u	ised for CTMU o	compares			
	0 = Internal c	comparator (CN	/IP2) is used f	or CTMU com	oares				

REGISTER 11-1: PADCFG1: PAD CONFIGURATION REGISTER

- Note 1: These bits are unimplemented on 28-pin devices.
 - 2: These bits are unimplemented on 40-pin devices.

REGISTER 11-2: WPUB: WEAK PULL-UP PORTB ENABLE REGISTER

R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
WPUB7	WPUB6	WPUB5	WPUB4	WPUB3	WPUB2	WPUB1	WPUB0
bit 7							bit 0

Legend:						
R = Readable bit	W = Writable bit	U = Unimplemented bit,	U = Unimplemented bit, read as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown			

bit 7-0 WPUB<7:0>: Weak Pull-Up Enable Register bits

- 1 = Pull-up is enabled on corresponding PORTB pin when \overline{RBPU} = 0 and the pin is an input
- 0 = Pull-up is disabled on corresponding PORTB pin

11.1.3 OPEN-DRAIN OUTPUTS

The output pins for several peripherals are also equipped with a configurable, open-drain output option. This allows the peripherals to communicate with external digital logic, operating at a higher voltage level, without the use of level translators.

The open-drain option is implemented on port pins specifically associated with the data and clock outputs of the USARTs, the MSSP module (in SPI mode) and the CCP modules. This option is selectively enabled by setting the open-drain control bits in the ODCON register.

When the open-drain option is required, the output pin must also be tied through an external pull-up resistor provided by the user to a higher voltage level, up to 5V (Figure 11-2). When a digital logic high signal is output, it is pulled up to the higher voltage level.

FIGURE 11-2:

USING THE OPEN-DRAIN OUTPUT (USARTx SHOWN AS EXAMPLE)



REGISTER 11-3: ODCON: PERIPHERAL OPEN-DRAIN CONTROL REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
SSPOD	CCP5OD	CCP4OD	CCP3OD	CCP2OD	CCP10D	U2OD	U10D
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7	SSPOD: SPI Open-Drain Output Enable bit
	1 = Open-drain capability is enabled0 = Open-drain capability is disabled
bit 6	CCP5OD: CCP5 Open-Drain Output Enable bit
	1 = Open-drain capability is enabled0 = Open-drain capability is disabled
bit 5	CCP4OD: CCP4 Open-Drain Output Enable bit
	1 = Open-drain capability is enabled0 = Open-drain capability is disabled
bit 4	CCP3OD: CCP3 Open-Drain Output Enable bit
	1 = Open-drain capability is enabled0 = Open-drain capability is disabled
bit 3	CCP2OD: CCP2 Open-Drain Output Enable bit
	1 = Open-drain capability is enabled0 = Open-drain capability is disabled
bit 2	CCP10D: CCP1 Open-Drain Output Enable bit
	1 = Open-drain capability is enabled0 = Open-drain capability is disabled
bit 1	U2OD: UART2 Open-Drain Output Enable bit
	1 = Open-drain capability is enabled0 = Open-drain capability is disabled
bit 0	U10D: UART1 Open-Drain Output Enable bit
	 1 = Open-drain capability is enabled 0 = Open-drain capability is disabled

11.1.4 ANALOG AND DIGITAL PORTS

Many of the ports multiplex analog and digital functionality, providing a lot of flexibility for hardware designers. PIC18F66K80 family devices can make any analog pin analog or digital, depending on an application's needs. The ports' analog/digital functionality is controlled by the registers: ANCON0 and ANCON1.

Setting these registers makes the corresponding pins analog and clearing the registers makes the ports digital. For details on these registers, see Section 23.0 "12-Bit Analog-to-Digital Converter (A/D) Module"

11.1.5 PORT SLEW RATE

The output slew rate of each port is programmable to select either the standard transition rate, or a reduced transition rate of ten percent of the standard transition time, to minimize EMI. The reduced transition time is the default slew rate for all ports.

REGISTER 11-4: SLRCON: SLEW RATE CONTROL REGISTER

U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	SLRG ⁽¹⁾	SLRF ⁽¹⁾	SLRE ⁽²⁾	SLRD ⁽²⁾	SLRC ⁽²⁾	SLRB	SLRA
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7	Unimplemented: Read as '0'
bit 6	SLRG: PORTG Slew Rate Control bit ⁽¹⁾
	 1 = All output pins on PORTG slew at 0.1 the standard rate 0 = All output pins on PORTG slew at standard rate
bit 5	SLRF: PORTF Slew Rate Control bit ⁽¹⁾
	 1 = All output pins on PORTF slew at 0.1 the standard rate 0 = RAll output pins on PORTF slew at standard rate
bit 4	SLRE: PORTE Slew Rate Control bit ⁽²⁾
	 1 = All output pins on PORTE slew at 0.1 the standard rate 0 = All output pins on PORTE slew at standard rate
bit 3	SLRD: PORTD Slew Rate Control bit ⁽²⁾
	 1 = All output pins on PORTD slew at 0.1 the standard rate 0 = All output pins on PORTD slew at standard rate
bit 2	SLRC: PORTC Slew Rate Control bit ⁽²⁾
	 1 = All output pins on PORTC slew at 0.1 the standard rate 0 = All output pins on PORTC slew at standard rate
bit 1	SLRB: PORTB Slew Rate Control bit
	 1 = All output pins on PORTB slew at 0.1 the standard rate 0 = All output pins on PORTB slew at standard rate
bit 0	SLRA: PORTA Slew Rate Control bit
	 1 = All output pins on PORTA slew at 0.1 the standard rate 0 = All output pins on PORTA slew at standard rate
Note 1	These bits are unimplemented and read back as (a) an 28 pin and $40/44$

- Note 1: These bits are unimplemented and read back as '0' on 28-pin and 40/44-pin devices.
 - **2:** These bits are unimplemented and read back as '0' on 28-pin devices.

11.2 PORTA, TRISA and LATA Registers

PORTA is a seven-bit wide, bidirectional port. The corresponding Data Direction and Output Latch registers are TRISA and LATA.

RA5 and RA<3:0> are multiplexed with analog inputs for the A/D Converter.

The operation of the analog inputs as A/D Converter inputs is selected by clearing or setting the ANSELx control bits in the ANCON1 register. The corresponding TRISA bits control the direction of these pins, even when they are being used as analog inputs. The user must ensure the bits in the TRISA register are maintained set when using them as analog inputs.

Note: RA5 and RA<3:0> are configured as analog inputs on any Reset and are read as '0'.

OSC2/CLKO/RA6 and OSC1/CLKI/RA7 normally serve as the external circuit connections for the external (primary) oscillator circuit (HS Oscillator modes) or the external clock input and output (EC Oscillator modes). In these cases, RA6 and RA7 are not available as digital I/O and their corresponding TRIS and LAT bits are read as '0'. When the device is configured to use HF-INTOSC, MF-INTOSC or LF-INTOSC as the default oscillator mode, RA6 and RA7 are automatically configured as digital I/O; the oscillator and clock in/clock out functions are disabled.

RA5 has additional functionality for Timer1 and Timer3. It can be configured as the Timer1 clock input or the Timer3 external clock gate input.

EXAMP	LE 11-1:		INITIALIZING PORTA
CLRF	PORTA	;	Initialize PORTA by
		;	clearing output latches
CLRF	LATA	;	Alternate method to
		;	clear output data latches
MOVLW	00h	;	Configure A/D
MOVWF	ANCON1	;	for digital inputs
MOVLW	OBFh	;	Value used to initialize
		;	data direction
MOVWF	TRISA	;	Set RA<7, 5:0> as inputs,

; RA<6> as output

Pin Name	Function	TRIS Setting	I/O	I/O Type	Description		
RA0/CVREF/AN0/	RA0	0	0	DIG	LATA<0> data output; not affected by analog input.		
ULPWU		1	Ι	ST	PORTA<0> data input; disabled when analog input is enabled.		
	CVREF	х	0	ANA	Comparator voltage reference output. Enabling this feature disables digital I/C		
	AN0	1	Ι	ANA	A/D Input Channel 0. Default input configuration on POR; does not affect digital output.		
	ULPWU	1	0	DIG	Ultra Low-Power Wake-up input.		
RA1/AN1/C1INC	RA1	0	0	DIG	LATA<1> data output; not affected by analog input.		
		1	Ι	ST	PORTA<1> data input; disabled when analog input is enabled.		
	AN1	1	Ι	ANA	A/D Input Channel 1. Default input configuration on POR; does not affect digital output.		
	C1INC ⁽¹⁾	х	Ι	ANA	Comparator 1 Input C.		
RA2/VREF-/AN2/	RA2	0	0	DIG	LATA<2> data output; not affected by analog input.		
C2INC		1	Ι	ST	PORTA<2> data input; disabled when analog functions are enabled.		
	VREF-	1	Ι	ANA	A/D and comparator low reference voltage input.		
	AN2	1	Ι	ANA	A/D Input Channel 2. Default input configuration on POR.		
C2INC ⁽¹⁾ x I ANA		ANA	Comparator 2 Input C.				
RA3/VREF+/AN3	RA3	0	0	DIG	LATA<3> data output; not affected by analog input.		
		1	Ι	ST	PORTA<3> data input; disabled when analog input is enabled.		
	VREF+	1	I	ANA	A/D Input Channel 3. Default input configuration on POR.		
	AN3	1	Ι	ANA	A/D and comparator high reference voltage input.		
RA5/AN4/C2INB/	RA5	0	0	DIG	LATA<5> data output; not affected by analog input.		
HLVDIN/T1CKI/		1	Ι	ST	PORTA<5> data input; disabled when analog input is enabled.		
SS/CTMUI	AN4	1	I	ANA	A/D Input Channel 4. Default configuration on POR.		
	C2INB ⁽²⁾	1	I	ANA	Comparator 2 Input B.		
	HLVDIN	1	I	ANA	High/Low-Voltage Detect external trip point input.		
	T1CKI	x	Ι	ST	Timer1 clock input.		
	SS	1	Ι	ST	Slave select input for MSSP module.		
	CTMUI ⁽²⁾	x	0	_	CTMU pulse generator charger for the C2INB comparator input.		
RA6/OSC2/	RA6	0	0	DIG	LATA<6> data output; disabled when FOSC2 Configuration bit is set.		
CLKOUT		1	I	ST	PORTA<6> data input; disabled when FOSC2 Configuration bit is set.		
	OSC2	x	0	ANA	Main oscillator feedback output connection (HS, XT and LP modes).		
	CLKOUT	x	0	DIG	System cycle clock output (Fosc/4) (EC and INTOSC modes).		
RA7/OSC1/CLKIN	RA7	0	0	DIG	LATA<7> data output; disabled when FOSC2 Configuration bit is set.		
		1	I	ST	PORTA<7> data input; disabled when FOSC2 Configuration bit is set.		
	OSC1	x	Ι	ANA	Main oscillator input connection (HS, XT, and LP modes).		
	CLKIN	х	1	ANA	Main external clock source input (EC modes).		

TABLE 11-1: PORTA FUNCTIONS

Output; I = Input; ANA = Analog Signal; DIG = CMOS Output; ST = Schmitt Trigger Buffer Input; Legend: ${\rm x}$ = Don't care (TRIS bit does not affect port direction or is overridden for this option)

Note 1: This pin assignment is unavailable for 28-pin devices (PIC18F2XK80).

2: This pin assignment is only available for 28-pin devices (PIC18F2XK80).

TABLE 11-2: SUMMARY OF REGISTERS ASSOCIATED WITH PORTA

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
PORTA	RA7 ⁽¹⁾	RA6 ⁽¹⁾	RA5	_	RA3	RA2	RA1	RA0
LATA	LATA7 ⁽¹⁾	LATA6 ⁽¹⁾	LATA5	_	LATA3	LATA2	LATA1	LATA0
TRISA	TRISA7 ⁽¹⁾	TRISA6 ⁽¹⁾	TRISA5	_	TRISA3	TRISA2	TRISA1	TRISA0
ANCON0	ANSEL7	ANSEL6	ANSEL5	ANSEL4	ANSEL3	ANSEL2	ANSEL1	ANSEL0

Legend: — = unimplemented, read as '0'. Shaded cells are not used by PORTA.

Note 1: These bits are enabled depending on the oscillator mode selected. When not enabled as PORTA pins, they are disabled and read as 'x'.

11.3 PORTB, TRISB and LATB Registers

PORTB is an eight-bit wide, bidirectional port. The corresponding Data Direction and Output Latch registers are TRISB and LATB. All pins on PORTB are digital only.

CLRF	PORTB	; Initialize PORTB by ; clearing output ; data latches
CLRF	LATB	; Alternate method
		; to clear output ; data latches
MOVLW	OCFh	
		; initialize data ; direction
MOVWF	TRISB	; Set RB<3:0> as inputs ; RB<5:4> as outputs
		; RB<7:6> as inputs

Each of the PORTB pins has a weak internal pull-up. A single control bit can turn on all the pull-ups. This is performed by clearing bit, RBPU (INTCON2<7>). The weak pull-up is automatically turned off when the port pin is configured as an output. The pull-ups are disabled on a Power-on Reset.

Four of the PORTB pins (RB<7:4>) have an interrupt-on-change feature. Only pins configured as inputs can cause this interrupt to occur. Any RB<7:4> pins that are configured as outputs are excluded from the interrupt-on-change comparison.

Comparisons with the input pins (of RB<7:4>) are made with the old value latched on the last read of PORTB. The "mismatch" outputs of RB<7:4> are ORed together to generate the RB Port Change Interrupt with Flag bit, RBIF (INTCON<0>).

This interrupt can wake the device from power-managed modes. To clear the interrupt in the Interrupt Service Routine:

- 1. Perform any read or write of PORTB (except with the MOVFF (ANY), PORTB instruction).
- 2. Wait one instruction cycle (such as executing a NOP instruction).

This ends the mismatch condition.

3. Clear flag bit, RBIF.

A mismatch condition will continue to set flag bit, RBIF. Reading PORTB will end the mismatch condition and allow flag bit, RBIF, to be cleared after a one TCY delay.

The interrupt-on-change feature is recommended for wake-up on key depression operation and operations where PORTB is only used for the interrupt-on-change feature. Polling of PORTB is not recommended while using the interrupt-on-change feature.

The RB<3:2> pins are multiplexed as CTMU edge inputs. RB5 has an additional function for Timer3 and Timer1. It can be configured for Timer3 clock input or Timer1 external clock gate input.

Pin Name	Function	TRIS Setting	I/O	I/О Туре	Description
RB0/AN10/C1INA	RB0	0	0	DIG	LATB<0> data output.
FLT0/INT0		1	Ι	ST	PORTB<0> data input; weak pull-up when RBPU bit is cleared.
	AN10	1	Ι	ANA	A/D Input Channel 10 and Comparator C1+ input. Default input configuration on POR.
	C1INA ⁽¹⁾	1	Ι	ANA	Comparator 1 Input A.
	FLT0	х	Ι	ST	Enhanced PWM Fault input for ECCPx.
	INT0	1	-	ST	External Interrupt 0 input.
RB1/AN8/C1INB/	RB1	0	0	DIG	LATB<1> data output.
P1B/CTDIN/INT1		1	Ι	ST	PORTB<1> data input; weak pull-up when RBPU bit is cleared.
	AN8	1	-	ANA	A/D Input Channel 8 and Comparator C2+ input. Default input configuration on POR; not affected by analog output.
	C1INB ⁽¹⁾	1	Ι	ANA	Comparator 1 Input B.
	P1B ⁽¹⁾	0	0	DIG	ECCP1 PWM Output B. May be configured for tri-state during Enhanced PWM shutdown events.
	CTDIN	1	Ι	ST	CTMU pulse delay input.
	INT1	1	Ι	ST	External Interrupt 1 input.
RB2/CANTX/C1OUT/	RB2	0	0	DIG	LATB<2> data output.
P1C/CTED1/INT2		1	Ι	ST	PORTB<2> data input; weak pull-up when RBPU bit is cleared.
	CANTX ⁽²⁾	0	0	DIG	CAN bus TX.
	C10UT ⁽¹⁾	0	0	DIG	Comparator 1 output; takes priority over port data.
	P1C ⁽¹⁾	0	0	DIG	ECCP1 PWM Output C. May be configured for tri-state during Enhanced PWM.
	CTED1	х	Ι	ST	CTMU Edge 1 input.
	INT2	1	Ι	ST	External Interrupt 2.
RB3/CANRX/	RB3	0	0	DIG	LATB<3> data output.
C2OUT/P1D/		1	Ι	ST	PORTB<3> data input; weak pull-up when RBPU bit is cleared.
CTED2/INT3	CANRX ⁽²⁾	1	Ι	ST	CAN bus RX.
	C2OUT ⁽¹⁾	x	Ι	ST	CTMU Edge 2 input.
	P1D ⁽¹⁾	0	0	DIG	ECCP1 PWM Output D. May be configured for tri-state during Enhanced PWM.
	CTED2	x	Ι	ST	CTMU Edge 2 input.
	INT3	1	Ι	ST	External Interrupt 3 input.

TABLE 11-3: PORTB FUNCTIONS

Legend: O = Output; I = Input; ANA = Analog Signal; DIG = CMOS Output; ST = Schmitt Trigger Buffer Input; x = Don't care (TRIS bit does not affect port direction or is overridden for this option)

Note 1: This pin assignment is only available for 28-pin devices (PIC18F2XK80).

2: This is the default pin assignment for CANRX and CANTX when the CANMX Configuration bit is set.

3: This is the default pin assignment for TOCKI when the TOCKMX Configuration bit is set.

4: This is the default pin assignment for T3CKI for 28, 40 and 44-pin devices. This is the alternate pin assignment for T3CKI for 64-pin devices when T3CKMX is cleared.

Pin Name	Function	TRIS Setting	I/O	I/O Type	Description
RB4/AN9/C2INA/	RB4	0	0	DIG	LATB<4> data output.
ECCP1/P1A/CTPLS/		1	I	ST	PORTB<4> data input; weak pull-up when RBPU bit is cleared.
KBI0	AN9	1	I	ANA	A/D Input Channel 9 and Comparator C2+ input. Default input configuration on POR; not affected by analog output.
	C2INA ⁽¹⁾	2	I	ANA	Comparator 2 Input A.
	ECCP1 ⁽¹⁾	0	0	DIG	ECCP1 compare output and ECCP1 PWM output. Takes priority over port data.
		1	I	ST	ECCP1 capture input.
	P1A ⁽¹⁾	0	0	DIG	ECCP1 Enhanced PWM output, Channel A. May be configured for tri-state during Enhanced PWM shutdown events. Takes priority over port data.
	CTPLS	х	0	DIG	CTMU pulse generator output.
	KBI0	1	I	ST	Interrupt-on-pin change.
RB5/T0CKI/T3CKI/	RB5	0	0	DIG	LATB<5> data output.
CCP5/KBI1		1	Ι	ST	PORTB<5> data input; weak pull-up when RBPU bit is cleared.
	T0CKI ⁽³⁾	x	I	ST	Timer0 clock input.
	T3CKI ⁽⁴⁾	x	I	ST	Timer3 clock input.
	CCP5	0	0	DIG	CCP5 compare/PWM output. Takes priority over port data.
		1	I	ST	CCP5 capture input.
	KBI1	1	Ι	ST	Interrupt-on-pin change.
RB6/PGC/TX2/CK2/	RB6	0	0	DIG	LATB<6> data output.
KBI2		1	Ι	ST	PORTB<6> data input; weak pull-up when RBPU bit is cleared.
	PGC	x	Ι	ST	Serial execution (ICSP™) clock input for ICSP and ICD operation.
	TX2 ⁽¹⁾	0	0	DIG	Asynchronous serial data output (EUSARTx module); takes priority over port data.
	CK2 ⁽¹⁾	0	0	DIG	Synchronous serial clock output (EUSARTx module); user must configure as an input.
		1	I	ST	Synchronous serial clock input (EUSARTx module); user must configure as an input.
	KBI2	1	Ι	ST	Interrupt-on-pin change.
RB7/PGD/T3G/RX2/	RB7	0	0	DIG	LATB<7> data output.
DT2/KBI3		1		ST	PORTB<7> data input; weak pull-up when RBPU bit is cleared.
	PGD	х	0	DIG	Serial execution data output for ICSP and ICD operation.
		х	I	ST	Serial execution data input for ICSP and ICD operation.
	T3G	x		ST	Timer3 external clock gate input.
	RX2 ⁽¹⁾	1	I	ST	Asynchronous serial receive data input (EUSARTx module).
	DT2 ⁽¹⁾	1	0	DIG	Synchronous serial data output (AUSART module); takes priority over port data.
		1	I	ST	Synchronous serial data input (AUSART module); user must configure as an input.
	KBI3	1	Ι	ST	Interrupt-on-pin change.

TABLE 11-3:	PORTB FUNCTIONS	(CONTINUED)

Legend: O = Output; I = Input; ANA = Analog Signal; DIG = CMOS Output; ST = Schmitt Trigger Buffer Input;

x = Don't care (TRIS bit does not affect port direction or is overridden for this option)

Note 1: This pin assignment is only available for 28-pin devices (PIC18F2XK80).

2: This is the default pin assignment for CANRX and CANTX when the CANMX Configuration bit is set.

3: This is the default pin assignment for TOCKI when the TOCKMX Configuration bit is set.

4: This is the default pin assignment for T3CKI for 28, 40 and 44-pin devices. This is the alternate pin assignment for T3CKI for 64-pin devices when T3CKMX is cleared.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
PORTB	RB7	RB6	RB5	RB4	RB3	RB2	RB1	RB0
LATB	LATB7	LATB6	LATB5	LATB4	LATB3	LATB2	LATB1	LATB0
TRISB	TRISB7	TRISB6	TRISB5	TRISB4	TRISB3	TRISB2	TRISB1	TRISB0
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF
INTCON2	RBPU	INTEDG0	INTEDG1	INTEDG2	INTEDG3	TMR0IP	INT3IP	RBIP
INTCON3	INT2IP	INT1IP	INT3IE	INT2IE	INT1IE	INT3IF	INT2IF	INT1IF
ODCON	SSPOD	CCP5OD	CCP4OD	CCP3OD	CCP2OD	CCP10D	U2OD	U10D
ANCON1	_	ANSEL14	ANSEL13	ANSEL12	ANSEL11	ANSEL10	ANSEL9	ANSEL8

TABLE 11-4: SUMMARY OF REGISTERS ASSOCIATED WITH PORTB

Legend: Shaded cells are not used by PORTB.
11.4 PORTC, TRISC and LATC Registers

PORTC is an eight-bit wide, bidirectional port. The corresponding Data Direction and Output Latch registers are TRISC and LATC. Only PORTC pins, RC2 through RC7, are digital only pins.

PORTC is multiplexed with CCP, MSSP and EUSARTx peripheral functions (Table 11-5). The pins have Schmitt Trigger input buffers. The pins for CCP, SPI and EUSARTx are also configurable for open-drain output whenever these functions are active. Open-drain configuration is selected by setting the SSPOD, CCPxOD and U1OD control bits in the ODCON register.

RC1 is configurable for open-drain output when CCP2 is active on this pin. Open-drain configuration is selected by setting the CCP2OD control bit (ODCON<3>).

When enabling peripheral functions, use care in defining TRIS bits for each PORTC pin. Some peripherals can override the TRIS bit to make a pin an output or input. Consult the corresponding peripheral section for the correct TRIS bit settings.

Note: These pins are configured as digital inputs on any device Reset.

The contents of the TRISC register are affected by peripheral overrides. Reading TRISC always returns the current contents, even though a peripheral device may be overriding one or more of the pins.

EXAMP	LE 11-3:	INITIALIZING PORTC
CLRF	PORTC	; Initialize PORTC by
		; clearing output
		; data latches
CLRF	LATC	; Alternate method
		; to clear output
		; data latches
MOVLW	0CFh	; Value used to
		; initialize data
		; direction
MOVWF	TRISC	; Set RC<3:0> as inputs
		; RC<5:4> as outputs
		; RC<7:6> as inputs

Pin Name	Function	TRIS Setting	I/O	I/O Type	Description			
RC0/SOSCO/	RC0	0	0	DIG	LATC<0> data output.			
SCLKI		1	Ι	ST	PORTC<0> data input.			
	SOSCO	1	Ι	ST	SOSC oscillator output.			
	SCLKI	1	I	ST	Digital clock input; enabled when SOSC oscillator is disabled.			
RC1/SOSCI	RC1	0	0	DIG	LATC<1> data output.			
		1	Ι	ST	PORTC<1> data input.			
	SOSCI	x	Ι	ANA	SOSC oscillator input.			
RC2/T1G/	RC2	0	0	DIG	LATC<2> data output.			
CCP2		1	Ι	ST	PORTC<2> data input.			
	T1G	х	Ι	ST	Timer1 external clock gate input.			
	CCP2	0	0	DIG	CCP2 compare/PWM output; takes priority over port data.			
		1		ST	CCP2 capture input.			
RC3/REFO/	RC3	0	0	DIG	LATC<3> data output.			
SCL/SCK		1	-	ST	PORTC<3> data input.			
	REFO	x	0	DIG	· · · · · · · · · · · · · · · · · · ·			
	SCL	0	0	DIG	I ² C [™] clock output (MSSP module); takes priority over port data.			
		1	Ι	I ² C	I ² C clock input (MSSP module); input type depends on module setting.			
	SCK	0	0	DIG	SPI clock output (MSSP module); takes priority over port data.			
		1	Ι	ST	SPI clock input (MSSP module).			
RC4/SDA/SDI	RC4	0	0	DIG	LATC<4> data output.			
		1	Ι	ST	PORTC<4> data input.			
	SDA	1	0	DIG	I ² C data output (MSSP module); takes priority over port data.			
		1	Ι	l ² C	I ² C data input (MSSP module); input type depends on module setting.			
	SDI	1	Ι	ST	SPI data input (MSSP module).			
RC5/SDO	RC5	0	0	DIG	LATC<5> data output.			
		1	Ι	ST	PORTC<5> data input.			
	SDO	0	0	DIG	SPI data output (MSSP module).			
RC6/CANTX/	RC6	0	0	DIG	LATC<6> data output.			
TX1/CK1/ CCP3		1	Ι	ST	PORTC<6> data input.			
CCFS	CANTX ⁽²⁾	0	0	DIG	CAN bus TX.			
	TX1 ⁽¹⁾	0	0	DIG	Asynchronous serial data output (EUSARTx module); takes priority over port data.			
	CK1 ⁽¹⁾	0	0	DIG	Synchronous serial clock output (EUSARTx module); user must configure as an input.			
		1	Ι	ST	Synchronous serial clock input (EUSARTx module); user must configure as an input.			
	CCP3	0	0	DIG	CCP3 compare/PWM output. Takes priority over port data.			
		1		ST	CCP3 capture input.			

TABLE 11-5:PORTC FUNCTIONS

Legend: O = Output; I = Input; $I^2C = I^2C/SMBus$; ANA = Analog Signal; DIG = CMOS Output; ST = Schmitt Trigger Buffer Input; x = Don't care (TRIS bit does not affect port direction or is overridden for this option)

Note 1: The pin assignment for 28, 40 and 44-pin devices (PIC18F2XK80 and PIC18F4XK80).

2: The alternate pin assignment for CANRX and CANTX on 28, 40 and 44-pin devices (PIC18F4XK80) when the CANMX Configuration bit is set.

TABLE 11-5: PORTC FUNCTIONS (CONTINUED
--

Pin Name	Function	TRIS Setting	I/O	I/O Type	Description			
RC7/CANRX/	RC7 0		0	DIG	LATC<7> data output.			
RX1/DT1/		1	Ι	ST	PORTC<7> data input.			
CCP4	CANRX ⁽²⁾	1	Ι	ST	CAN bus RX.			
	RX1 ⁽¹⁾	1	Ι	ST	Asynchronous serial receive data input (EUSARTx module).			
	DT1 ⁽¹⁾	1	0	DIG	Synchronous serial data output (EUSARTx module); takes priority over port data.			
		1	I	ST	Synchronous serial data input (EUSARTx module); user must configure as an input.			
	CCP4	0	0	DIG	CCP4 compare/PWM output; takes priority over port data.			
		1	I	ST	CCP4 capture input.			

Legend: O = Output; I = Input; $I^2C = I^2C/SMBus$; ANA = Analog Signal; DIG = CMOS Output; ST = Schmitt Trigger Buffer Input; x = Don't care (TRIS bit does not affect port direction or is overridden for this option)

Note 1: The pin assignment for 28, 40 and 44-pin devices (PIC18F2XK80 and PIC18F4XK80).

2: The alternate pin assignment for CANRX and CANTX on 28, 40 and 44-pin devices (PIC18F4XK80) when the CANMX Configuration bit is set.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
PORTC	RC7	RC6	RC5	RC4	RC3	RC2	RC1	RC0
LATC	LATC7	LATBC6	LATC5	LATCB4	LATC3	LATC2	LATC1	LATC0
TRISC	TRISC7	TRISC6	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0
ODCON	SSPOD	CCP5OD	CCP4OD	CCP3OD	CCP2OD	CCP10D	U2OD	U10D

Legend: Shaded cells are not used by PORTC.

11.5 PORTD, TRISD and LATD Registers

PORTD is an 8-bit wide, bidirectional port. The corresponding Data Direction and Output Latch registers are TRISD and LATD.

Note: PORTD is unavailable on 28-pin devices
--

All pins on PORTD are implemented with Schmitt Trigger input buffers. Each pin is individually configurable as an input or output.

Note: These pins are configured as digital inputs on any device Reset.

Each of the PORTD pins has a weak internal pull-up. A single control bit can turn off all the pull-ups. This is performed by setting bit, RDPU (PADCFG1<7>). The weak pull-up is automatically turned off when the port pin is configured as an output. The pull-ups are disabled on all device Resets.

PORTD can also be configured as an 8-bit wide microprocessor port (Parallel Slave Port) by setting control bit, PSPMODE (PSPCON<4>). In this mode, the input buffers are ST. For additional information, see Section 11.9 "Parallel Slave Port".

RD3 has a CTMU functionality.

EXAMPLE 11-4:	INITIALIZING PORTD

CLRF	PORTD	; Initialize PORTD by
		; clearing output
		; data latches
CLRF	LATD	; Alternate method
		; to clear output
		; data latches
MOVLW	0CFh	; Value used to
		; initialize data
		; direction
MOVWF	TRISD	; Set RD<3:0> as inputs
		; RD<5:4> as outputs
		; RD<7:6> as inputs

TABLE 11-7:	PORTD I	-UNCTIC	INS						
Pin Name	Function	TRIS Setting	I/O	I/О Туре	Description				
RD0/C1INA/	RD0	0	0	DIG	LATD<0> data output.				
PSP0		1	Ι	ST	PORTD<0> data input.				
	C1INA	1	Ι	ANA	Comparator 1 Input A.				
-	PSP0	x	I/O	ST	Parallel Slave Port data.				
RD1/C1INB/	RD1 ⁽¹⁾	0	0	DIG	LATD<1> data output.				
PSP1		1	I	ST	PORTD<1> data input.				
-	C1INB ⁽¹⁾	1	I	ANA	Comparator 1 Input B.				
	PSP1 ⁽¹⁾	x	I/O	ST	Parallel Slave Port data.				
D2/C2INA/ RD2 0 O DIG LATD<2> data output.		LATD<2> data output.							
PSP2		1	I	ST	PORTD<2> data input.				
ľ	C2INA	1	Ι	ANA					
-	PSP2	x	I/O	ST					
RD3/C2INB/	RD3	0	0	DIG	LATD<3> data output.				
CTMUI/PSP3		1	I	ST	PORTD<3> data input.				
	C2INB	1	I	ANA					
ľ	CTMUI	x	I	_	CTMU pulse generator charger for the C2INB comparator input.				
-	PSP3	x	I/O	ST					
RD4/ECCP1/	RD4	0	0	DIG	LATD<4> data output.				
P1A/PSP4		1	Ι	ST	PORTD<4> data input.				
	ECCP1	0	0	DIG	ECCP1 compare output and ECCP1 PWM output; takes priority ove port data.				
		1	Ι	ST	ECCP1 capture input.				
	P1A	0	0	DIG	ECCP1 Enhanced PWM output, Channel A. May be configured for tri-state during Enhanced PWM shutdown events; takes priority over port data.				
-	PSP4	x	I/O	ST	Parallel Slave Port data.				
RD5/P1B/PSP5	RD5	0	O DIG L		LATD<5> data output.				
		1	Ι	ST	PORTD<5> data input.				
	P1B	0	0	DIG	ECCP1 Enhanced PWM output, Channel B. May be configured for tri-state during Enhanced PWM shutdown events; takes priority over port data.				
	PSP5	x	I/O	ST	Parallel Slave Port data.				
RD6/TX2/CK2	RD6	0	0	DIG	LATD<6> data output.				
P1C/PSP6		1	Ι	ST	PORTD<6> data input.				
	TX2 ⁽¹⁾	0	0	DIG	Asynchronous serial data output (EUSARTx module); takes priority over port data.				
	CK2 ⁽¹⁾	0	0	DIG	Synchronous serial clock output (EUSARTx module); user must configure as an input.				
		1	Ι	ST	Synchronous serial clock input (EUSARTx module); user must configure as an input.				
	P1C	0	0	DIG	ECCP1 Enhanced PWM output, Channel C. May be configured for tri-state during Enhanced PWM.				
ľ	PSP6	x	I/O	ST	Parallel Slave Port data.				

TABLE 11-7: PORTD FUNCTIONS

Legend: O = Output; I = Input; ANA = Analog Signal; DIG = CMOS Output; ST = Schmitt Trigger Buffer Input;

x = Don't care (TRIS bit does not affect port direction or is overridden for this option)

Note 1: This is the pin assignment for 40 and 44-pin devices (PIC18F4XK80).

Pin Name	Function	TRIS Setting	I/O	I/O Type	Description
RD7/RX2/DT2/	RD7	0	0	DIG	LATD<7> data output.
P1D/PSP7		1 I ST PORTD<7> data input.		PORTD<7> data input.	
	RX2 ⁽¹⁾	1	Ι	ST	Asynchronous serial receive data input (EUSARTx module).
	DT2 ⁽¹⁾ 1	1	0	DIG	Synchronous serial data output (EUSARTx module); takes priority over port data.
		1	Ι	ST	Synchronous serial data input (EUSARTx module); user must configure as an input.
	P1D	0	0	DIG	ECCP1 Enhanced PWM output, Channel D. May be configured for tri-state during Enhanced PWM.
	PSP7	x	I/O	ST	Parallel Slave Port data.

TABLE 11-7: PORTD FUNCTIONS (CONTINUED)

Legend: O = Output; I = Input; ANA = Analog Signal; DIG = CMOS Output; ST = Schmitt Trigger Buffer Input;

x = Don't care (TRIS bit does not affect port direction or is overridden for this option)

Note 1: This is the pin assignment for 40 and 44-pin devices (PIC18F4XK80).

TABLE 11-8: SUMMARY OF REGISTERS ASSOCIATED WITH PORTD

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
PORTD	RD7	RD6	RD5	RD4	RD3	RD2	RD1	RD0
LATD	LATD7	LATD6	LATD5	LATD4	LATD3	LATD2	LATD1	LATD0
TRISD	TRISD7	TRISD6	TRISD5	TRISD4	TRISD3	TRISD2	TRISD1	TRISD0
PADCFG1	RDPU ⁽¹⁾	REPU ⁽¹⁾	RFPU ⁽²⁾	RGPU ⁽²⁾	_		_	CTMUDS
ODCON	SSPOD	CCP5OD	CCP4OD	CCP3OD	CCP2OD	CCP10D	U2OD	U10D
ANCON1	—	ANSEL14	ANSEL13	ANSEL12	ANSEL11	ANSEL10	ANSEL9	ANSEL8

Legend: Shaded cells are not used by PORTD.

Note 1: These bits are unimplemented on 28-pin devices, read as '0'.

2: These bits are unimplemented on 28/40/44-pin devices, read as '0'.

11.6 PORTE, TRISE and LATE Registers

PORTE is a seven-bit-wide, bidirectional port. The corresponding Data Direction and Output Latch registers are TRISE and LATE.

Note:	PORTE is unavailable on 28-pin devices.
-------	---

All pins on PORTE are implemented with Schmitt Trigger input buffers. Each pin is individually configurable as an input or output.

Note: These pins are configured as digital inputs on any device Reset.

Each of the PORTE pins has a weak internal pull-up. A single control bit can turn off all the pull-ups. This is performed by clearing bit, REPU (PADCFG1<6>). The

weak pull-up is automatically turned off when the port pin is configured as an output. The pull-ups are disabled on any device Reset.

PORTE is also multiplexed with the Parallel Slave Port address lines. RE1 and RE0 are multiplexed with the Parallel Slave Port (PSP) control signals, WR and RD.

EXAMPL	E 11-5:	INITIALIZING PORTE
CLRF	PORTE	; Initialize PORTE by
		; clearing output
		; data latches
CLRF	LATE	; Alternate method
		; to clear output
		; data latches
MOVLW	03h	; Value used to
		; initialize data
		; direction
MOVWF	TRISE	; Set RE<1:0> as inputs
		; RE<7:2> as outputs

Pin Name	Function	TRIS Setting	I/O	I/O Type	Description
RE0/AN5/RD	RE0	0	0	DIG	LATE<0> data output.
			Ι	ST	PORTE<0> data input.
	AN5	1	Ι	ANA	A/D Input Channel 5. Default input configuration on POR; does not affect digital output.
	RD	x	0	DIG	Parallel Slave Port read strobe pin.
		x	Ι	ST	Parallel Slave Port read pin.
RE1/AN <u>6/</u>	RE1	0	0	DIG	LATE<1> data output.
C1OUT/WR		1	Ι	ST	PORTE<1> data input.
AN6		1	Ι	ANA	A/D Input Channel 5. Default input configuration on POR; does not affect digital output.
	C10UT	0	0	DIG	Comparator 1 output; takes priority over port data.
WR		x	0	DIG	Parallel Slave Port write strobe pin.
		x	Ι	ST	Parallel Slave Port write pin.
RE2/AN7/ RE2 0 O DIG LATE<2> data d		LATE<2> data output.			
C2OUT/CS		1	Ι	ST	PORTE<2> data input.
	AN7	1	Ι	ANA	A/D Input Channel 7. Default input configuration on POR; does not affect digital output.
	C2OUT	0	0	DIG	Comparator 2 output; takes priority over port data.
	CS	x	Ι	ST	Parallel Slave Port chip select.
RE3	RE3	1	Ι	ST	PORT<3> data input.
RE4/CANRX	RE4 ⁽¹⁾	0	0	DIG	LATE<4> data output.
		1	Ι	ST	PORTE<4> data input.
	CANRX ^(1,2)	1	Ι	ST	CAN bus RX.

TABLE 11-9: PORTE FUNCTIONS

Legend: O = Output, I = Input, ANA = Analog Signal, DIG = CMOS Output, ST = Schmitt Trigger Buffer Input,

x = Don't care (TRIS bit does not affect port direction or is overridden for this option)

Note 1: These bits are unavailable for 40 and 44-pin devices (PIC18F4XK0).

2: This is the alternate pin assignment for CANRX and CANTX on 64-pin devices (PIC18F6XK80) when the CANMX Configuration bit is cleared.

Pin Name	Function	TRIS Setting	I/O	I/O Type	Description
RE5/CANTX	RE5 ⁽¹⁾	0	0	DIG	LATE<5> data output.
		1	Ι	ST	PORTE<5> data input.
	CANTX ^(1,2)	0	0	DIG	CAN bus TX.
RE6/RX2/DT2	RE6 ⁽¹⁾	0	0	DIG	LATE<6> data output.
		1	Ι	ST	PORTE<6> data input.
	RX2 ⁽¹⁾	1	Ι	ST	Asynchronous serial receive data input (EUSARTx module).
	DT2 ⁽¹⁾	1	0	DIG	Synchronous serial data output (EUSARTx module); takes priority over port data.
		1	I	ST	Synchronous serial data input (EUSARTx module); user must configure as an input.
RE7/TX2/CK2	RE7 ⁽¹⁾	0	0	DIG	LATE<7> data output.
		1	Ι	ST	PORTE<7> data input.
	TX2 ⁽¹⁾	0	0	DIG	Asynchronous serial data output (EUSARTx module); takes priority over port data.
	CK2 ⁽¹⁾	0	0	DIG	Synchronous serial clock output (EUSARTx module); user must configure as an input.
		1	Ι	ST	Synchronous serial clock input (EUSARTx module); user must config- ure as an input.

TABLE 11-9: PORTE FUNCTIONS (CONTINUED)

Legend: O = Output, I = Input, ANA = Analog Signal, DIG = CMOS Output, ST = Schmitt Trigger Buffer Input, x = Don't care (TRIS bit does not affect port direction or is overridden for this option)

Note 1: These bits are unavailable for 40 and 44-pin devices (PIC18F4XK0).

2: This is the alternate pin assignment for CANRX and CANTX on 64-pin devices (PIC18F6XK80) when the CANMX Configuration bit is cleared.

TABLE 11-10:	SUMMARY OF REGISTERS ASSOCIATED WITH PORTE
--------------	--

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
PORTE	RE7 ⁽¹⁾	RE6 ⁽¹⁾	RE5 ⁽¹⁾	RE4 ⁽¹⁾	RE3	RE2	RE1	RE0
LATE	LATE7	LATE6	LATE5	LATE4	—	LATE2	LATE1	LATE0
TRISE	TRISE7	TRISE6	TRISE5	TRISE4	—	TRISE2	TRISE1	TRISE0
PADCFG1	RDPU	REPU	RFPU ⁽¹⁾	RGPU ⁽¹⁾	_	_	_	CTMUDS
ANCON0	ANSEL7	ANSEL6	ANSEL5	ANSEL4	ANSEL3	ANSEL2	ANSEL1	ANSEL0

Legend: Shaded cells are not used by PORTE.

Note 1: These bits are unimplemented on 44-pin devices, read as '0'.

11.7 PORTF, LATF and TRISF Registers

PORTF is an 8-bit wide, bidirectional port. The corresponding Data Direction and Output Latch registers are TRISF and LATF. All pins on PORTF are implemented with Schmitt Trigger input buffers. Each pin is individually configurable as an input or output.

Note: PORTF is only available on 64-pin devices.

Each of the PORTF pins has a weak internal pull-up. A single control bit can turn off all the pull-ups. This is done by clearing bit, RFPU (PADCFG1<5>). The weak pull-up is automatically turned off when the port pin is configured as an output. The pull-ups are disabled on any device Reset.

Note: On device Resets, pins, RF<7:1>, are configured as analog inputs and are read as '0'.

EXAMPI	_E 11-6 :		INITIALIZING PORTF
CLRF	PORTF	;	Initialize PORTF by
		;	clearing output
		;	data latches
CLRF	LATF	;	Alternate method
		;	to clear output
		;	data latches
MOVLW	OCEh	;	Value used to
		;	initialize data
		;	direction
MOVWF	TRISF	;	Set RF3:RF1 as inputs
		;	RF5:RF4 as outputs
		;	RF7:RF6 as inputs

Pin Name	Function	TRIS Setting	I/O	I/О Туре	Description
RF0/MDMIN	RF0	0	0	DIG	LATF<0> data output.
		1	Ι	ST	PORTF<0> data input.
	MDMIN	1	Ι	ST	Modulator source input.
RF1	RF1	0	0	DIG	LATF<1> data output.
		1	Ι	ST	PORTF<1> data input.
RF2/MDCIN1	RF2	0	0	DIG	LATF<2> data output.
		1	-	ST	PORTF<2> data input.
	MDCIN1	1	Η	ST	Modulator Carrier Input 1.
RF3	RF3	0	0	DIG	LATF<3> data output.
		1	-	ST	PORTF<3> data input.
RF4/MDCIN2	RF4	0	0	DIG	LATF<4> data output.
		1	-	ST	PORTF<4> data input.
	MDCIN2	1	-	ST	Modulator Carrier Input 2.
RF5	RF5	0	0	DIG	LATF<5> data output.
		1	Ι	ST	PORTF<5> data input.
RF6/MDOUT	RF6	0	0	DIG	LATF<6> data output.
		1	Ι	ST	PORTF<6> data input.
	MDOUT	0	0	DIG	Modulator output.
RF7	RF7	0	0	DIG	LATF<7> data output.
		1	Ι	ST	PORTF<7> data input.

TABLE 11-11: PORTF FUNCTIONS

Legend: O = Output; I = Input; ANA = Analog Signal; DIG = CMOS Output; ST = Schmitt Trigger Buffer Input; x = Don't care (TRIS bit does not affect port direction or is overridden for this option)

TABLE 11-12: SUMMARY OF REGISTERS ASSOCIATED WITH PORTF

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
PORTF	RF7	RF6	RF5	RF4	RF3	RF2	RF1	RF0
LATF	LATF7	LATF6	LATF5	LATF4	LATF3	LATF2	LATF1	LATF0
TRISF	TRISF7	TRISF6	TRISF5	TRISF4	TRISF3	TRISF2	TRISF1	TRISF0
PADCFG1	RDPU	REPU	RFPU ⁽¹⁾	RGPU ⁽¹⁾				CTMUDS

Legend: — = unimplemented, read as '0'. Shaded cells are not used by PORTF.

Note 1: These bits are unimplemented on 28-pin devices, read as '0'.

11.8 PORTG, TRISG and LATG Registers

PORTG is a 5-bit wide, bidirectional port. The corresponding Data Direction and Output Latch registers are TRISG and LATG.

Note:	PORTG	is	only	available	on	64-pin
	devices.					

PORTG is multiplexed with EUSARTx and CCP, ECCP, Analog, Comparator and Timer input functions (Table 11-13). When operating as I/O, all PORTG pins have Schmitt Trigger input buffers. The open-drain functionality for the EUARTx can be configured using ODCON.

Each of the PORTG pins has a weak internal pull-up. A single control bit can turn off all the pull-ups. This is performed by clearing bit, RGPU (PADCFG1<4>). The weak pull-up is automatically turned off when the port pin is configured as an output. The pull-ups are disabled on any device Reset.

When enabling peripheral functions, care should be taken in defining TRIS bits for each PORTG pin. Some peripherals override the TRIS bit to make a pin an out-

put, while other peripherals override the TRIS bit to make a pin an input. The user should refer to the corresponding peripheral section for the correct TRIS bit settings. The pin override value is not loaded into the TRIS register. This allows read-modify-write of the TRIS register without concern due to peripheral overrides.

EXAMPLE 11-7:	INITIALIZING PORTG
	INITIALIZING PORTG

CLRF	PORTG	; Initialize PORTG by
		; clearing output
		; data latches
CLRF	LATG	; Alternate method
		; to clear output
		; data latches
MOVLW	04h	; Value used to
		; initialize data
		; direction
MOVWF	TRISG	; Set RG1:RG0 as
		; outputs
		; RG2 as input
		; RG4:RG3 as inputs

Pin Name	Function	TRIS Setting	I/O	I/O Type	Description
RG0/RX1/DT1	RG0	0	0	DIG	LATG<0> data output.
		1	Ι	ST	PORTG<0> data input.
	RX1	1	Ι	ST	Asynchronous serial receive data input (EUSARTx module).
	DT1	0	0	DIG	Synchronous serial data output (EUSARTx module); takes priority over port data.
		1	I	ST	Synchronous serial data input (EUSARTx module); user must configure as an input.
RG1/CANTX RG1 0 O DIG LATG<1> data output.		LATG<1> data output.			
		1	Ι	ST	PORTG<1> data input.
	CANTX	0	0	DIG	CAN bus TX.
RG2/T3CKI	RG2	0	0	DIG	LATG<2> data output.
		1	Ι	ST	PORTG<2> data input.
	T3CKI ⁽²⁾	х	Ι	ST	Timer3 clock input.
RG3/TX1/CK1	RG3	0	0	DIG	LATG<3> data output.
		1	Ι	ST	PORTG<3> data input.
	TX1	0	0	DIG	Asynchronous serial data output (EUSARTx module); takes priority over port data.
	CK1	0	0	DIG	Synchronous serial clock output (EUSARTx module); user must configure as an input.
		1	I	ST	Synchronous serial clock input (EUSARTx module); user must configure as an input.
RG4/T0CKI	RG4	0	0	DIG	LATG<4> data output.
		1	Ι	ST	PORTG<4> data input.
	T0CKI ⁽¹⁾	х	Ι	ST	Timer0 clock input.

TABLE 11-13: PORTG FUNCTIONS

Legend: O = Output; I = Input; ANA = Analog Signal; DIG = CMOS Output; ST = Schmitt Trigger Buffer Input; x = Don't care (TRIS bit does not affect port direction or is overridden for this option)

Note 1: This is the alternate pin assignment for T0CKI on 64-pin devices when the T0CKMX Configuration bit is cleared.

2: This is the default pin assignment for T3CKI on 64-pin devices when the T3CKMX Configuration bit is set.

		-			-		-	
Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
PORTG				RG4	RG3	RG2	RG1	RG0
TRISG	—	_	—	TRISG4	TRISG3	TRISG2	TRISG1	TRISG0
PADCFG1	RDPU	REPU	RFPU ⁽¹⁾	RGPU ⁽¹⁾		_		CTMUDS

 TABLE 11-14:
 SUMMARY OF REGISTERS ASSOCIATED WITH PORTG

Legend: — = unimplemented, read as '0'. Shaded cells are not used by PORTG.

Note 1: These bits are unimplemented on 28-pin devices; read as '0'.

11.9 Parallel Slave Port

PORTD can function as an 8-bit-wide Parallel Slave Port (PSP), or microprocessor port, when control bit, PSPMODE (PSPCON<4>), is set. The port is asynchronously readable and writable by the external world through the RD control input pin (RE0/AN5/RD) and WR control input pin (RE1/AN6/C10UT/WR).

Note:	The Parallel Slave Port is available only on
	40/44-pin and 64-pin devices.

The PSP can directly interface to an 8-bit microprocessor data bus. The external microprocessor can read or write the PORTD latch as an eight-bit latch.

Setting <u>bit</u>, PSPMODE, enables <u>port</u> pin, RE0/AN5/RD, <u>to</u> be the <u>RD</u> input, RE1/AN6/C1OUT/WR to be the <u>WR</u> input and RE2/AN7/C2OUT/CS to be the <u>CS</u> (Chip Select) input. For this functionality, the corresponding data direction bits of the TRISE register (TRISE<2:0>) must be configured as inputs (= 111).

A write to the PSP occurs when both the \overline{CS} and \overline{WR} lines are first detected low and ends when either are detected high. The PSPIF and IBF flag bits (PIR1<7> and PSPCON<7>, respectively) are set when the write ends.

A read from the PSP occurs when both the $\overline{\text{CS}}$ and $\overline{\text{RD}}$ lines are first detected low. The data in PORTD is read out and the OBF bit (PSPCON<6>) is set. If the user writes new data to PORTD to set OBF, the data is immediately read out, but the OBF bit is not set.

When either the \overline{CS} or \overline{RD} line is detected high, the PORTD pins return to the input state and the PSPIF bit is set. User applications should wait for PSPIF to be set before servicing the PSP. When this happens, the IBF and OBF bits can be polled and the appropriate action taken.

The timing for the control signals in Write and Read modes is shown in Figure 11-4 and Figure 11-5, respectively.



REGISTER 11-5: PSPCON: PARALLEL SLAVE PORT CONTROL REGISTER

R-0	R-0	R/W-0	R/W-0	U-0	U-0	U-0	U-0
IBF	OBF	IBOV	PSPMODE	_	—	—	
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7	IBF: Input Buffer Full Status bit
	 1 = A word has been received and is waiting to be read by the CPU 0 = No word has been received
bit 6	OBF: Output Buffer Full Status bit
	1 = The output buffer still holds a previously written word
	0 = The output buffer has been read
bit 5	IBOV: Input Buffer Overflow Detect bit
	1 = A write occurred when a previously input word had not been read (must be cleared in software)
	0 = No overflow occurred
bit 4	PSPMODE: Parallel Slave Port Mode Select bit
	1 = Parallel Slave Port mode
	0 = General Purpose I/O mode
bit 3-0	Unimplemented: Read as '0'

FIGURE 11-4: PARALLEL SLAVE PORT WRITE WAVEFORMS

	Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4
CS	
WR	
RD -	
PORTD<7:0> —	
IBF	
OBF	
PSPIF	

FIGURE 11-5: PARALLEL SLAVE PORT READ WAVEFORMS



TABLE 11-15: REGISTERS ASSOCIATED WITH PARALLEL SLAVE PORT

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
PORTD	RD7	RD6	RD5	RD4	RD3	RD2	RD1	RD0
LATD	LATD7	LATD6	LATD5	LATD4	LATD3	LATD2	LATD1	LATD0
TRISD	TRISD7	TRISD6	TRISD5	TRISD4	TRISD3	TRISD2	TRISD1	TRISD0
PORTE	RE7	RE6	RE5	RE4	RE3	RE2	RE1	RE0
LATE	LATE7	LATE6	LATE5	LATE4	_	LATE2	LATE1	LATE0
TRISE	TRISE7	TRISE6	TRISE5	TRISE4	_	TRISE2	TRISE1	TRISE0
PSPCON	IBF	OBF	IBOV	PSPMODE	_	—	—	_
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF
PIR1	PSPIF	ADIF	RC1IF	TX1IF	SSPIF	TMR1GIF	TMR2IF	TMR1IF
PIE1	PSPIE	ADIE	RC1IE	TX1IE	SSPIE	TMR1GIE	TMR2IE	TMR1IE
IPR1	PSPIP	ADIP	RC1IP	TX1IP	SSPIP	TMR1GIP	TMR2IP	TMR1IP
PMD1	PSPMD	CTMUMD	ADCMD	TMR4MD	TMR3MD	TMR2MD	TMR1MD	TMR0MD

Legend: — = unimplemented, read as '0'. Shaded cells are not used by the Parallel Slave Port.

12.0 DATA SIGNAL MODULATOR

Note: The Data Signal Modulator is only available on 64-pin devices (PIC18F6XK80).

The Data Signal Modulator (DSM) is a peripheral which allows the user to mix a data stream, also known as a modulator signal, with a carrier signal to produce a modulated output.

Both the carrier and the modulator signals are supplied to the DSM module, either internally from the output of a peripheral, or externally through an input pin.

The modulated output signal is generated by performing a logical "AND" operation of both the carrier and modulator signals and then it is provided to the MDOUT pin.

The carrier signal is comprised of two distinct and separate signals: a carrier high (CARH) signal and a carrier low (CARL) signal. During the time in which the modulator (MOD) signal is in a logic high state, the DSM mixes the carrier high signal with the modulator signal. When the modulator signal is in a logic low state, the DSM mixes the carrier low signal with the modulator signal. Using this method, the DSM can generate the following types of key modulation schemes:

- Frequency-Shift Keying (FSK)
- Phase-Shift Keying (PSK)
- On-Off Keying (OOK)

Additionally, the following features are provided within the DSM module:

- Carrier Synchronization
- · Carrier Source Polarity Select
- Carrier Source Pin Disable
- Programmable Modulator Data
- Modulator Source Pin Disable
- Modulated Output Polarity Select
- Slew Rate Control

Figure 12-1 shows a simplified block diagram of the Data Signal Modulator peripheral.



FIGURE 12-1: SIMPLIFIED BLOCK DIAGRAM OF THE DATA SIGNAL MODULATOR

12.1 DSM Operation

The DSM module can be enabled by setting the MDEN bit in the MDCON register. Clearing the MDEN bit in the MDCON register, disables the DSM module by automatically switching the carrier high and carrier low signals to the Vss signal source. The modulator signal source is also switched to the MDBIT in the MDCON register. This not only assures that the DSM module is inactive, but that it is also consuming the least amount of current.

The values used to select the carrier high, carrier low and modulator sources held by the Modulation Source, Modulation High Carrier and Modulation Low Carrier Control registers are not affected when the MDEN bit is cleared, and the DSM module is disabled. The values inside these registers remain unchanged while the DSM is inactive. The sources for the carrier high, carrier low and modulator signals will once again be selected when the MDEN bit is set and the DSM module is again enabled and active.

The modulated output signal can be disabled without shutting down the DSM module. The DSM module will remain active and continue to mix signals, but the output value will not be sent to the MDOUT pin. During the time that the output is disabled, the MDOUT pin will remain low. The modulated output can be disabled by clearing the MDOE bit in the MDCON register.

12.2 Modulator Signal Sources

The modulator signal can be supplied from the following sources:

- ECCP1 Signal
- CCP2 Signal
- CCP3 Signal
- CCP4 Signal
- CCP5 Signal
- MSSP SDO Signal (SPI mode only)
- EUSART1 TX1 Signal
- EUSART2 TX2 Signal
- External Signal on MDMIN Pin (RF0/MDMIN)
- · MDBIT bit in the MDCON Register

The modulator signal is selected by configuring the MDSRC<3:0> bits in the MDSRC register.

12.3 Carrier Signal Sources

The carrier high signal and carrier low signal can be supplied from the following sources:

- CCP1 Signal
- CCP2 Signal
- CCP3 Signal
- CCP4 Signal
- Reference Clock Module Signal
- External Signal on MDCIN1 Pin (RF2/MDCIN1)
- External Signal on MDCIN2 Pin (RF4/MDCIN2)
- Vss

The carrier high signal is selected by configuring the MDCH<3:0> bits in the MDCARH register. The carrier low signal is selected by configuring the MDCL<3:0> bits in the MDCARL register.

12.4 Carrier Synchronization

During the time when the DSM switches between carrier high and carrier low signal sources, the carrier data in the modulated output signal can become truncated. To prevent this, the carrier signal can be synchronized to the modulator signal. When synchronization is enabled, the carrier pulse that is being mixed at the time of the transition is allowed to transition low before the DSM switches over to the next carrier source.

Synchronization is enabled separately for the carrier high and carrier low signal sources. Synchronization for the carrier high signal can be enabled by setting the MDCHSYNC bit in the MDCARH register. Synchronization for the carrier low signal can be enabled by setting the MDCLSYNC bit in the MDCARL register.

Figure 12-1 through Figure 12-5 show timing diagrams of using various synchronization methods.





EXAMPLE 12-1: NO SYNCHRONIZATION (MDCHSYNC = 0, MDCLSYNC = 0)



FIGURE 12-3: CARRIER HIGH SYNCHRONIZATION (MDCHSYNC = 1, MDCLSYNC = 0)



FIGURE 12-4:	CARRIER LOW SYNCHRONIZATION (MDCHSYNC = 0, MDCLSYNC = 1)
Carrier High (CARH)	
Carrier Low (CARL)	
Modulator (MOD)	
MDCHSYNC = 0 MDCLSYNC = 1	
Active Carrier State-	

FIGURE 12-5: FULL SYNCHRONIZATION (MDCHSYNC = 1, MDCLSYNC = 1)



12.5 Carrier Source Polarity Select

The signal provided from any selected input source for the carrier high and carrier low signals can be inverted. Inverting the signal for the carrier high source is enabled by setting the MDCHPOL bit of the MDCARH register. Inverting the signal for the carrier low source is enabled by setting the MDCLPOL bit of the MDCARL register.

12.6 Carrier Source Pin Disable

Some peripherals assert control over their corresponding output pin when they are enabled. For example, when the CCP1 module is enabled, the output of CCP1 is connected to the CCP1 pin.

This default connection to a pin can be disabled by setting the MDCHODIS bit in the MDCARH register for the carrier high source and the MDCLODIS bit in the MDCARL register for the carrier low source.

12.7 Programmable Modulator Data

The MDBIT of the MDCON register can be selected as the source for the modulator signal. This gives the user the ability to program the value used for modulation.

12.8 Modulator Source Pin Disable

The modulator source default connection to a pin can be disabled by setting the MDSODIS bit in the MDSRC register.

12.9 Modulated Output Polarity

The modulated output signal provided on the MDOUT pin can also be inverted. Inverting the modulated output signal is enabled by setting the MDOPOL bit of the MDCON register.

12.10 Slew Rate Control

When modulated data streams of 20 MHz or greater are required, the slew rate limitation on the output port pin can be disabled. The slew rate limitation can be removed by clearing the MDSLR bit in the MDCON register.

12.11 Operation In Sleep Mode

The DSM module is not affected by Sleep mode. The DSM can still operate during Sleep if the Carrier and Modulator input sources are also still operable during Sleep.

12.12 Effects of a Reset

Upon any device Reset, the Data Signal Modulator module is disabled. The user's firmware is responsible for initializing the module before enabling the output. The registers are reset to their default values.

REGISTER 12-1: MDCON: MODULATION CONTROL REGISTER

R/W-0	R/W-0	R/W-1	R/W-0	R/W-0	U-0	U-0	R/W-0
MDEN	MDOE	MDSLR	MDOPOL	MDO	—	_	MDBIT
bit 7	·		• •	•		•	bit 0
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimpler	mented bit, rea	d as '0'	
n = Value at	POR	'1' = Bit is set	Bit is set'0' = Bit is clearedx = Bit is unknown			nown	
bit 7	MDEN: Modu	lator Module E	nable bit				
	1 = Modulato	r module is en r module is dis	abled and mix	• • •	als		
bit 6	1 = Modulato	lator Module F r pin output is r pin output is	enabled	ble bit			
bit 5	1 = MDOUT	OUT Pin Slew pin slew rate li pin slew rate li	miting is enabl	ed			
bit 4	1 = Modulato	odulator Outpu r output signal r output signal	is inverted				
bit 3	MDO: Modula Displays the c	ntor Output bit	value of the m	odulator modu	le. ⁽²⁾		
bit 2-1	Unimplemen	ted: Read as '	0'				
bit 0		lator Source Ir	•				
	Allows softwa	re to manually	set modulatio	n source input	to module. ⁽¹⁾		
Note 1: Th	ne MDBIT must b					ter for this oper	ation.

2: The modulated output frequency can be greater and asynchronous from the clock that updates this register bit. The bit value may not be valid for higher speed modulator or carrier signals.

R/W-0	U-0	U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x				
MDSODIS	_	—	_	MDSRC3	MDSRC2	MDSRC1	MDSRC0				
bit 7			bit 0								
Legend:											
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, read	l as '0'					
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	iown				
bit 7	MDSODIS: M	odulation Sour	ce Output Dis	sable bit							
		• •			cted by MDMS<	,					
	0 = Output si	gnal driving the	e peripheral o	output pin (selec	cted by MDMS<	:3:0>) is enable	d				
bit 6-4	Unimplemen	ted: Read as ')'								
bit 3-0	MDSRC<3:0>	Modulation So	ource Selecti	on bits							
	1111-1010 =	Reserved; no	channel conr	nected							
	1001 = CCP5 output (PWM Output mode only)										
	1000 = CCP4 output (PWM Output mode only)										
	0111 = CCP3 output (PWM Output mode only) 0110 = CCP2 output (PWM Output mode only)										
	0110 = CCP2 output (PWM Output mode only) 0101 = ECCP1 output (PWM Output mode only)										
	0100 = EUSART2 TX output										
	0011 = EUSART1 TX output										
	0010 = MSSF										
	0001 = MDM				• • • • • • • •						
	0000 = MDBI	I bit of the MD	CON register	r is the modulat	ion source						

REGISTER 12-2: MDSRC: MODULATION SOURCE CONTROL REGISTER

REGISTER 12-3: MDCARH: MODULATION HIGH CARRIER CONTROL REGISTER

R/W-0	R/W-x	R/W-x	U-0	R/W-x	R/W-x	R/W-x	R/W-x
MDCHODIS	MDCHPOL	MDCHSYNC	_	MDCH3 ⁽¹⁾	MDCH2 ⁽¹⁾	MDCH1 ⁽¹⁾	MDCH0 ⁽¹⁾
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, rea	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7	MDCHODIS: Modulator High Carrier Output Disable bit
	1 = Output signal driving the peripheral output pin (selected by MDCH<3:0>) is disabled
	0 = Output signal driving the peripheral output pin (selected by MDCH<3:0>) is enabled
bit 6	MDCHPOL: Modulator High Carrier Polarity Select bit
	1 = Selected high carrier signal is inverted
	0 = Selected high carrier signal is not inverted
bit 5	MDCHSYNC: Modulator High Carrier Synchronization Enable bit
	1 = Modulator waits for a falling edge on the high time carrier signal before allowing a switch to the low time carrier
	0 = Modulator output is not synchronized to the high time carrier signal ⁽¹⁾
bit 4	Unimplemented: Read as '0'
bit 3-0	MDCH<3:0> Modulator Data High Carrier Selection bits ⁽¹⁾
	1111-1001 = Reserved
	1000 = CCP5 output (PWM Output mode only)
	0111 = CCP4 output (PWM Output mode only)
	0110 = CCP3 output (PWM Output mode only)
	0101 = CCP2 output (PWM Output mode only)
	0100 = ECCP1 output (PWM Output mode only)
	0011 = Reference clock module signal
	0010 = MDCIN2 port pin
	0001 = MDCIN1 port pin
	0000 = Vss

Note 1: Narrowed carrier pulse widths or spurs may occur in the signal stream if the carrier is not synchronized.

REGISTER 12-4: MDCARL: MODULATION LOW CARRIER CONTROL REGISTER

R/W-0	R/W-x	R/W-x	U-0	R/W-x	R/W-x	R/W-x	R/W-x			
MDCLODIS	MDCLPOL	MDCLSYNC	_	MDCL3 ⁽¹⁾	MDCL2 ⁽¹⁾	MDCL1 ⁽¹⁾	MDCL0 ⁽¹⁾			
bit 7							bit (
Legend:										
R = Readable		W = Writable t	bit	•	nented bit, read					
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown			
bit 7	MDCLODIS:	Modulator Low	Carrier Out	out Disable bit						
		ignal driving the		output pin (selec	ted by MDCL<3	3:0> of the MDC	CARL register			
	0 = Output si is enable		peripheral o	output pin (selec	ted by MDCL<3	3:0> of the MDC	CARL register			
bit 6	MDCLPOL: Modulator Low Carrier Polarity Select bit									
 1 = Selected low carrier signal is inverted 0 = Selected low carrier signal is not inverted 										
bit 5		•		hchronization En	able bit					
		or waits for a falli	•	the low time carr		e allowing a sw	itch to the hig			
	0 = Modulato	or output is not s	ynchronize	d to the low time	carrier signal ⁽¹)				
bit 4	Unimplemen	ted: Read as '0	,							
bit 3-0	MDCL<3:0>	Modulator Data	High Carrie	r Selection bits ⁽¹)					
	1111-1001 = Reserved									
	1000 = CCP5 output (PWM Output mode only)									
	0111 = CCP4 output (PWM Output mode only) 0110 = CCP3 output (PWM Output mode only)									
	0101 = CCP3 output (PWM Output mode only)									
		0100 = ECCP1 output (PWM Output mode only)								
		rence clock mod	ule signal							
	0010 = MDC									
	0001 = MDC 0000 = Vss	IN 1 port pin								

Note 1: Narrowed carrier pulse widths or spurs may occur in the signal stream if the carrier is not synchronized.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
MDCARH	MDCHODIS	MDCHPOL	MDCHSYNC	_	MDCH3	MDCH2	MDCH1	MDCH0
MDCARL	MDCLODIS	MDCLPOL	MDCLSYNC	_	MDCL3	MDCL2	MDCL1	MDCL0
MDCON	MDEN	MDOE	MDSLR	MDOPOL	MDO	_	_	MDBIT
MDSRC	MDSODIS		—	—	MDSRC3	MDSRC2	MDSRC1	MDSRC0
PMD2	_	—	—	_	MODMD	ECANMD	CMP2MD	CMP1MD

TABLE 12-1: SUMMARY OF REGISTERS ASSOCIATED WITH DATA SIGNAL MODULATOR MODE

Legend: — = unimplemented, read as '0'. Shaded cells are not used in the Data Signal Modulator mode.

13.0 TIMER0 MODULE

The Timer0 module incorporates the following features:

- Software selectable operation as a timer or counter in both 8-bit or 16-bit modes
- · Readable and writable registers
- Dedicated 8-bit, software programmable
 prescaler
- Selectable clock source (internal or external)
- · Edge select for external clock
- Interrupt-on-overflow

The T0CON register (Register 13-1) controls all aspects of the module's operation, including the prescale selection. It is both readable and writable.

Figure 13-1 provides a simplified block diagram of the Timer0 module in 8-bit mode. Figure 13-2 provides a simplified block diagram of the Timer0 module in 16-bit mode.

REGISTER 13-1: TOCON: TIMER0 CONTROL REGISTER

R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
TMR00N	T08BIT	TOCS	TOSE	PSA	T0PS2	T0PS1	T0PS0
bit 7							bit 0

Legend:									
R = Reada	able bit	W = Writable bit	U = Unimplemented bit,	, read as '0'					
-n = Value at POR '1' = Bit is set		'1' = Bit is set	'0' = Bit is cleared x = Bit is unknow						
bit 7		Timer0 On/Off Control bit							
	1 = Enable								
	0 = Stops	Timer0							
bit 6	TO8BIT: Ti	T08BIT: Timer0 8-Bit/16-Bit Control bit							
	1 = Timer() is configured as an 8-bit ti	mer/counter						
	0 = Timer0 is configured as a 16-bit timer/counter								
bit 5	TOCS: Tim	TOCS: Timer0 Clock Source Select bit							
	1 = Transi	tions on T0CKI pin							
		al instruction cycle clock (Cl	_KO)						
bit 4	T0SE: Tim	T0SE: Timer0 Source Edge Select bit							
	1 = Increm	1 = Increments on high-to-low transition on TOCKI pin							
	0 = Increm	nents on low-to-high transition	on on TOCKI pin						
bit 3	PSA: Time	er0 Prescaler Assignment b	it						
	1 = Timer0 prescaler is not assigned; Timer0 clock input bypasses prescaler								
	0 = Timer0 prescaler is assigned; Timer0 clock input comes from prescaler output								
bit 2-0	T0PS<2:0	>: Timer0 Prescaler Select	bits						
	111 = 1 : 2	56 Prescale value							
	110 = 1:12	28 Prescale value							
	101 = 1:6 4	101 = 1:64 Prescale value							
		2 Prescale value							
		6 Prescale value							
		Prescale value							
		Prescale value							
	000 = 1:2	Prescale value							

13.1 Timer0 Operation

Timer0 can operate as either a timer or a counter. The mode is selected with the TOCS bit (TOCON<5>). In Timer mode (TOCS = 0), the module increments on every clock by default unless a different prescaler value is selected (see Section 13.3 "Prescaler"). If the TMR0 register is written to, the increment is inhibited for the following two instruction cycles. The user can work around this by writing an adjusted value to the TMR0 register.

The Counter mode is selected by setting the T0CS bit (= 1). In this mode, Timer0 increments either on every rising edge or falling edge of the T0CKI pin. The incrementing edge is determined by the Timer0 Source Edge Select bit, T0SE (T0CON<4>); clearing this bit selects the rising edge. Restrictions on the external clock input are discussed below.

An external clock source can be used to drive Timer0; however, it must meet certain requirements to ensure that the external clock can be synchronized with the internal phase clock (Tosc). There is a delay between synchronization and the onset of incrementing the timer/counter.

13.2 Timer0 Reads and Writes in 16-Bit Mode

TMR0H is not the actual high byte of Timer0 in 16-bit mode. It is actually a buffered version of the real high byte of Timer0, which is not directly readable nor writable. (See Figure 13-2.) TMR0H is updated with the contents of the high byte of Timer0 during a read of TMR0L. This provides the ability to read all 16 bits of Timer0 without having to verify that the read of the high and low byte were valid, due to a rollover between successive reads of the high and low byte.

Similarly, a write to the high byte of Timer0 must also take place through the TMR0H Buffer register. The high byte is updated with the contents of TMR0H when a write occurs to TMR0L. This allows all 16 bits of Timer0 to be updated at once.

FIGURE 13-1: TIMER0 BLOCK DIAGRAM (8-BIT MODE)



FIGURE 13-2: TIMER0 BLOCK DIAGRAM (16-BIT MODE)



13.3 Prescaler

An 8-bit counter is available as a prescaler for the Timer0 module. The prescaler is not directly readable or writable. Its value is set by the PSA and T0PS<2:0> bits (T0CON<3:0>), which determine the prescaler assignment and prescale ratio.

Clearing the PSA bit assigns the prescaler to the Timer0 module. When it is assigned, prescale values from 1:2 through 1:256, in power-of-two increments, are selectable.

When assigned to the Timer0 module, all instructions writing to the TMR0 register (for example, CLRF TMR0, MOVWF TMR0, BSF TMR0) clear the prescaler count.

Note:	Writing to TMR0 when the prescaler is
	assigned to Timer0 will clear the prescaler
	count but will not change the prescaler
	assignment.

13.3.1 SWITCHING PRESCALER ASSIGNMENT

The prescaler assignment is fully under software control and can be changed "on-the-fly" during program execution.

13.4 Timer0 Interrupt

The TMR0 interrupt is generated when the TMR0 register overflows from FFh to 00h in 8-bit mode, or from FFFFh to 0000h in 16-bit mode. This overflow sets the TMR0IF flag bit. The interrupt can be masked by clearing the TMR0IE bit (INTCON<5>). Before reenabling the interrupt, the TMR0IF bit must be cleared in software by the Interrupt Service Routine (ISR).

Since Timer0 is shutdown in Sleep mode, the TMR0 interrupt cannot awaken the processor from Sleep.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
TMR0L	Timer0 Regis	ster Low Byte						
TMR0H	Timer0 Regis	ster High Byte						
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF
T0CON	TMR0ON	T08BIT	TOCS	T0SE	PSA	T0PS2	T0PS1	T0PS0
PMD1	PSPMD	CTMUMD	ADCMD	TMR4MD	TMR3MD	TMR2MD	TMR1MD	TMR0MD

Legend: — = unimplemented, read as '0'. Shaded cells are not used by Timer0.

NOTES:

14.0 TIMER1 MODULE

The Timer1 timer/counter module incorporates these features:

- Software selectable operation as a 16-bit timer or counter
- Readable and writable 8-bit registers (TMR1H and TMR1L)
- Selectable clock source (internal or external) with device clock or SOSC oscillator internal options
- Interrupt-on-overflow
- Reset on ECCP Special Event Trigger
- Timer with gated control

Figure 14-1 displays a simplified block diagram of the Timer1 module.

REGISTER 14-1: T1CON: TIMER1 CONTROL REGISTER

The module derives its clocking source from either the secondary oscillator or from an external digital source. If using the secondary oscillator, there are the additional options for low-power, high-power and external digital clock source.

Timer1 is controlled through the T1CON Control register (Register 14-1). It also contains the Timer1 Oscillator Enable bit (SOSCEN). Timer1 can be enabled or disabled by setting or clearing control bit, TMR1ON (T1CON<0>).

The FOSC clock source should not be used with the ECCP capture/compare features. If the timer will be used with the capture or compare features, always select one of the other timer clocking options.

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
TMR1CS1	TMR1CS0	T1CKPS1	T1CKPS0	SOSCEN	T1SYNC	RD16	TMR10N
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-6	TMR1CS<1:0>: Timer1 Clock Source Select bits
	10 = Timer1 clock source is either from pin or oscillator, depending on the SOSCEN bit:
	SOSCEN = 0:
	External clock is from the T1CKI pin (on the rising edge).
	<u>SOSCEN = 1:</u> Depending on the SOSCSELx Configuration bit, the clock source is either a crystal oscillator on SOSCI/SOSCO or an internal digital clock from the SCLKI pin. 01 = Timer1 clock source is the system clock (Fosc) ⁽¹⁾ 00 = Timer1 clock source is the instruction clock (Fosc/4)
bit 5-4	T1CKPS<1:0>: Timer1 Input Clock Prescale Select bits
	11 = 1:8 Prescale value 10 = 1:4 Prescale value 01 = 1:2 Prescale value 00 = 1:1 Prescale value
bit 3	SOSCEN: SOSC Oscillator Enable bit
	1 = SOSC is enabled and available for Timer1
	0 = SOSC is disabled for Timer1
	The oscillator inverter and feedback resistor are turned off to eliminate power drain.
bit 2	T1SYNC: Timer1 External Clock Input Synchronization Select bit
	<u>TMR1CS<1:0> = 10:</u> 1 = Do not synchronize external clock input
	0 = Synchronizes external clock input
	$\underline{TMR1CS<1:0} = 0:\mathbf{x}:$
	This bit is ignored. Timer1 uses the internal clock when TMR1CS<1:0> = $1x$.
Note 1.	The Ease clock source should not be selected if the timer will be used with the ECCP capture/compare

Note 1: The Fosc clock source should not be selected if the timer will be used with the ECCP capture/compare features.

REGISTER 14-1: T1CON: TIMER1 CONTROL REGISTER (CONTINUED)

- bit 1 RD16: 16-Bit Read/Write Mode Enable bit
 - 1 = Enables register read/write of Timer1 in one 16-bit operation
 - 0 = Enables register read/write of Timer1 in two 8-bit operations
- bit 0 **TMR10N:** Timer1 On bit
 - 1 = Enables Timer1
 - 0 = Stops Timer1
- **Note 1:** The Fosc clock source should not be selected if the timer will be used with the ECCP capture/compare features.

14.1 Timer1 Gate Control Register

The Timer1 Gate Control register (T1GCON), displayed in Register 14-2, is used to control the Timer1 gate.

REGISTER 14-2: T1GCON: TIMER1 GATE CONTROL REGISTER⁽¹⁾

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R-x	R/W-0	R/W-0
TMR1GE	T1GPOL	T1GTM	T1GSPM	T1GGO/T1DONE	T1GVAL	T1GSS1	T1GSS0
bit 7							bit 0

Legend:				
R = Readable bitW = Writable bit-n = Value at POR'1' = Bit is set		W = Writable bit	U = Unimplemented bit, re	ead as '0'
		'0' = Bit is cleared	x = Bit is unknown	
bit 7	If TMR10 This bit is If TMR10 1 = Time	s ignored.	•	
bit 6	1 = Time	• • • •	er1 counts when gate is high) r1 counts when gate is low)	
bit 5	1 = Time 0 = Time	Timer1 Gate Toggle Mode er1 Gate Toggle mode is er er1 Gate Toggle mode is di ate flip-flop toggles on eve	nabled sabled and toggle flip-flop is clea	ared
bit 4	1 = Time	T1GSPM: Timer1 Gate Single Pulse Mode bit 1 = Timer1 Gate Single Pulse mode is enabled and is controlling Timer1 gate 0 = Timer1 Gate Single Pulse mode is disabled		
bit 3	T1GGO/T1DONE: Timer1 Gate Single Pulse Acquisition Status bit 1 = Timer1 gate single pulse acquisition is ready, waiting for an edge 0 = Timer1 gate single pulse acquisition has completed or has not been started This bit is automatically cleared when T1GSPM is cleared.			
bit 2	Indicates	T1GVAL: Timer1 Gate Current State bit Indicates the current state of the Timer1 gate that could be provided to TMR1H:TMR1L; unaffected Timer1 Gate Enable (TMR1GE) bit.		d to TMR1H:TMR1L; unaffected by
bit 1-0	11 = Cor 10 = Cor 01 = TM	1:0>: Timer1 Gate Source nparator 2 output nparator 1 output R2 to match PR2 output er1 gate pin	Select bits	
Note 1:	Programmir	ng the T1GCON prior to T1	CON is recommended.	

Note 1: Programming the T1GCON prior to T1CON is recommended.

14.2 Timer1 Operation

The Timer1 module is an 8 or 16-bit incrementing counter that is accessed through the TMR1H:TMR1L register pair.

When used with an internal clock source, the module is a timer and increments on every instruction cycle. When used with an external clock source, the module can be used as either a timer or counter. It increments on every selected edge of the external source.

Timer1 is enabled by configuring the TMR1ON and TMR1GE bits in the T1CON and T1GCON registers, respectively.

When SOSC is selected as Crystal mode (by the SOSCSELx bits), the RC1/SOSCI and RC0/SOSCO/ SCLKI pins become inputs. This means the values of TRISC<1:0> are ignored and the pins are read as '0'.

14.3 Clock Source Selection

The TMR1CS<1:0> and SOSCEN bits of the T1CON register are used to select the clock source for Timer1. Table 14-1 displays the clock source selections.

14.3.1 INTERNAL CLOCK SOURCE

When the internal clock source is selected, the TMR1H:TMR1L register pair will increment on multiples of Fosc as determined by the Timer1 prescaler.

14.3.2 EXTERNAL CLOCK SOURCE

When the external clock source is selected, the Timer1 module may work as a timer or a counter.

When enabled to count, Timer1 is incremented on the rising edge of the external clock input, T1CKI. Either of these external clock sources can be synchronized to the microcontroller system clock or they can run asynchronously.

When used as a timer with a clock oscillator, an external, 32.768 kHz crystal can be used in conjunction with the dedicated internal oscillator circuit.

Note:	In Counter mode, a falling edge must be registered by the counter prior to the first incrementing rising edge after any one or more of the following conditions:
	 Timer1 is enabled after POR Reset Write to TMR1H or TMR1L Timer1 is disabled Timer1 is disabled (TMR1ON = 0)

When T1CKI is high, Timer1 is enabled (TMR1ON = 1) when T1CKI is low.

TMR1CS1	TMR1CS0	SOSCEN	Clock Source	
0	1	x	Clock Source (Fosc)	
0	0	х	Instruction Clock (Fosc/4)	
1	0	0	External Clock on T1CKI Pin	
1	0	1	Oscillator Circuit on SOSCI/SOSCO Pins	

TABLE 14-1: TIMER1 CLOCK SOURCE SELECTION



14.4 Timer1 16-Bit Read/Write Mode

Timer1 can be configured for 16-bit reads and writes. When the RD16 control bit (T1CON<1>) is set, the address for TMR1H is mapped to a buffer register for the high byte of Timer1. A read from TMR1L loads the contents of the high byte of Timer1 into the Timer1 High Byte Buffer register. This provides the user with the ability to accurately read all 16 bits of Timer1 without having to determine whether a read of the high byte, followed by a read of the low byte, has become invalid due to a rollover between reads.

A write to the high byte of Timer1 must also take place through the TMR1H Buffer register. The Timer1 high byte is updated with the contents of TMR1H when a write occurs to TMR1L. This allows a user to write all 16 bits at once to both the high and low bytes of Timer1.

The high byte of Timer1 is not directly readable or writable in this mode. All reads and writes must take place through the Timer1 High Byte Buffer register. Writes to TMR1H do not clear the Timer1 prescaler. The prescaler is only cleared on writes to TMR1L.

14.5 SOSC Oscillator

An on-chip crystal oscillator circuit is incorporated between pins, SOSCI (input) and SOSCO (amplifier output). It can be enabled one of these ways:

- Setting the SOSCEN bit in either the T1CON or T3CON register (TxCON<3>)
- Setting the SOSCGO bit in the OSCCON2 register (OSCCON2<3>)
- Setting the SCSx bits to secondary clock source in the OSCCON register (OSCCON<1:0> = 01)

The SOSCGO bit is used to warm up the SOSC so that it is ready before any peripheral requests it.

The oscillator is a low-power circuit rated for 32 kHz crystals. It will continue to run during all powermanaged modes. The circuit for a typical low-power oscillator is depicted in Figure 14-2. Table 14-2 provides the capacitor selection for the SOSC oscillator.

The user must provide a software time delay to ensure proper start-up of the SOSC oscillator.

FIGURE 14-2: EXTERNAL COMPONENTS FOR THE SOSC



TABLE 14-2: CAPACITOR SELECTION FOR THE TIMER OSCILLATOR^(2,3,4,5)

		-	
Oscillator Type	Freq.	C1	C2
LP	32 kHz	12 pF ⁽¹⁾	12 pF ⁽¹⁾
Note 1: Microchip suggests these values as a starting point in validating the oscillator circuit.			
ti	Higher capacitance increases the stability of the oscillator, but also increases the start-up time.		
C	Since each resonator/crystal has its own characteristics, the user should consult the resonator/crystal manufacturer for appropriate values of external components.		
V	4: Capacitor values are for design guidance only Values listed would be typical of a CL = 10 pF rated crystal, when SOSCSEL<1:0> = 11.		
	5: Incorrect capacitance value may result in a fr		

quency not meeting the crystal manufacturer's tolerance specification.

The SOSC crystal oscillator drive level is determined based on the SOSCSELx (CONFIG1L<4:3>) Configuration bits. The Higher Drive Level mode, SOSCSEL<1:0> = 11, is intended to drive a wide variety of 32.768 kHz crystals with a variety of Load Capacitance (CL) ratings.

The Lower Drive Level mode is highly optimized for extremely low-power consumption. It is not intended to drive all types of 32.768 kHz crystals. In the Low Drive Level mode, the crystal oscillator circuit may not work correctly if excessively large discrete capacitors are placed on the SOSCO and SOSCI pins. This mode is designed to work only with discrete capacitances of approximately 3 pF-10 pF on each pin.

Crystal manufacturers usually specify a CL (Load Capacitance) rating for their crystals. This value is related to, but not necessarily the same as, the values that should be used for C1 and C2 in Figure 14-2.

For more details on selecting the optimum C1 and C2 for a given crystal, see the crystal manufacture's applications information. The optimum value depends in part on the amount of parasitic capacitance in the circuit, which is often unknown. For that reason, it is highly recommended that thorough testing and validation of the oscillator be performed after values have been selected.

14.5.1 USING SOSC AS A CLOCK SOURCE

The SOSC oscillator is also available as a clock source in power-managed modes. By setting the clock select bits, SCS<1:0> (OSCCON<1:0>), to '01', the device switches to SEC_RUN mode and both the CPU and peripherals are clocked from the SOSC oscillator. If the IDLEN bit (OSCCON<7>) is cleared and a SLEEP instruction is executed, the device enters SEC_IDLE mode. Additional details are available in Section 4.0 "Power-Managed Modes".

Whenever the SOSC oscillator is providing the clock source, the SOSC System Clock Status flag, SOSCRUN (OSCCON2<6>), is set. This can be used to determine the controller's current clocking mode. It can also indicate the clock source currently being used by the Fail-Safe Clock Monitor.

If the Clock Monitor is enabled and the SOSC oscillator fails while providing the clock, polling the SOCSRUN bit will indicate whether the clock is being provided by the SOSC oscillator or another source.

14.5.2 SOSC OSCILLATOR LAYOUT CONSIDERATIONS

The SOSC oscillator circuit draws very little power during operation. Due to the low-power nature of the oscillator, it may also be sensitive to rapidly changing signals in close proximity. This is especially true when the oscillator is configured for extremely Low-Power mode, SOSCSEL<1:0> (CONFIG1L<4:3>) = 01.

The oscillator circuit, displayed in Figure 14-2, should be located as close as possible to the microcontroller. There should be no circuits passing within the oscillator circuit boundaries other than Vss or VDD.

If a high-speed circuit must be located near the oscillator, it may help to have a grounded guard ring around the oscillator circuit. The guard, as displayed in Figure 14-3, could be used on a single-sided PCB or in addition to a ground plane. (Examples of a high-speed circuit include the ECCP1 pin, in Output Compare or PWM mode, or the primary oscillator, using the OSC2 pin.)



In the Low Drive Level mode, SOSCSEL<1:0> = 01, it is critical that RC2 I/O pin signals be kept away from the oscillator circuit. Configuring RC2 as a digital output, and toggling it, can potentially disturb the oscillator circuit, even with a relatively good PCB layout. If possible, either leave RC2 unused or use it as an input pin with a slew rate limited signal source. If RC2 must be used as a digital output, it may be necessary to use the Higher Drive Level Oscillator mode (SOSCSEL<1:0> = 11) with many PCB layouts.

Even in the Higher Drive Level mode, careful layout procedures should still be followed when designing the oscillator circuit.

In addition to dV/dt induced noise considerations, it is important to ensure that the circuit board is clean. Even a very small amount of conductive, soldering flux residue can cause PCB leakage currents that can overwhelm the oscillator circuit.

14.6 Timer1 Interrupt

The TMR1 register pair (TMR1H:TMR1L) increments from 0000h to FFFFh and rolls over to 0000h. The Timer1 interrupt, if enabled, is generated on overflow which is latched in interrupt flag bit, TMR1IF (PIR1<0>). This interrupt can be enabled or disabled by setting or clearing the Timer1 Interrupt Enable bit, TMR1IE (PIE1<0>).

14.7 Resetting Timer1 Using the ECCP Special Event Trigger

If ECCP modules are configured to use Timer1 and to generate a Special Event Trigger in Compare mode (CCP1M<3:0> = 1011), this signal will reset Timer1. The trigger from ECCP will also start an A/D conversion if the A/D module is enabled. (For more information, see **Section 20.3.4 "Special Event Trigger"**.)

To take advantage of this feature, the module must be configured as either a timer or a synchronous counter. When used this way, the CCPR1H:CCPR1L register pair effectively becomes a Period register for Timer1.

If Timer1 is running in Asynchronous Counter mode, this Reset operation may not work.

In the event that a write to Timer1 coincides with a Special Event Trigger, the write operation will take precedence.

Note:	The Special Event Trigger from the ECCP
	module will only clear the TMR1 register's
	content, but not set the TMR1IF interrupt
	flag bit (PIR1<0>).

14.8 Timer1 Gate

Timer1 can be configured to count freely or the count can be enabled and disabled using the Timer1 gate circuitry. This is also referred to as Timer1 gate count enable.

Timer1 gate can also be driven by multiple selectable sources.

14.8.1 TIMER1 GATE COUNT ENABLE

The Timer1 Gate Enable mode is enabled by setting the TMR1GE bit of the T1GCON register. The polarity of the Timer1 Gate Enable mode is configured using the T1GPOL bit (T1GCON<6>).

When Timer1 Gate Enable mode is enabled, Timer1 will increment on the rising edge of the Timer1 clock source. When Timer1 Gate Enable mode is disabled, no incrementing will occur and Timer1 will hold the current count. See Figure 14-4 for timing details.

TABLE 14-3:	TIMER1 GATE ENABLE
	SELECTIONS

T1CLK ^(†)	T1GPOL (T1GCON<6>)	T1G Pin	Timer1 Operation
1	0	0	Counts
\uparrow	0	1	Holds Count
\uparrow	1	0	Holds Count
\uparrow	1	1	Counts

† The clock on which TMR1 is running. For more information, see Figure 14-1.

Note:	The CCP and ECCP modules use Timers,			
	1 through 4, for some modes. The assign-			
	ment of a particular timer to a CCP/ECCP			
	module is determined by the Timer to CCP			
	enable bits in the CCPTMRS register. For			
	more details, see Register 20-2 and			
	Register 19-2.			
PIC18F66K80 FAMILY



14.8.2 TIMER1 GATE SOURCE SELECTION

The Timer1 gate source can be selected from one of four sources. Source selection is controlled by the T1GSSx (T1GCON<1:0>) bits (see Table 14-4).

TABLE 14-4: TIMER1	GATE SOURCES
--------------------	--------------

T1GSS<1:0>	Timer1 Gate Source
00	Timer1 Gate Pin
01	TMR2 to Match PR2 (TMR2 increments to match PR2)
10	Comparator 1 Output (comparator logic high output)
11	Comparator 2 Output (comparator logic high output)

The polarity for each available source is also selectable, controlled by the T1GPOL bit (T1GCON<6>).

14.8.2.1 T1G Pin Gate Operation

The T1G pin is one source for Timer1 gate control. It can be used to supply an external source to the Timer1 gate circuitry.

14.8.2.2 Timer2 Match Gate Operation

The TMR2 register will increment until it matches the value in the PR2 register. On the very next increment cycle, TMR2 will be reset to 00h. When this Reset occurs, a low-to-high pulse will automatically be generated and internally supplied to the Timer1 gate circuitry. The pulse will remain high for one instruction cycle and will return back to a low state until the next match.

Depending on T1GPOL, Timer1 increments differently when TMR2 matches PR2. When T1GPOL = 1, Timer1 increments for a single instruction cycle following a TMR2 match with PR2. When T1GPOL = 0, Timer1 increments continuously except for the cycle following the match when the gate signal goes from low-to-high.

14.8.2.3 Comparator 1 Output Gate Operation

The output of Comparator 1 can be internally supplied to the Timer1 gate circuitry. After setting up Comparator 1 with the CM1CON register, Timer1 will increment depending on the transitions of the CMP1OUT (CMSTAT<6>) bit.

14.8.2.4 Comparator 2 Output Gate Operation

The output of Comparator 2 can be internally supplied to the Timer1 gate circuitry. After setting up Comparator 2 with the CM2CON register, Timer1 will increment depending on the transitions of the CMP2OUT (CMSTAT<7>) bit.

14.8.3 TIMER1 GATE TOGGLE MODE

When Timer1 Gate Toggle mode is enabled, it is possible to measure the full cycle length of a Timer1 gate signal, as opposed to the duration of a single level pulse.

The Timer1 gate source is routed through a flip-flop that changes state on every incrementing edge of the signal. (For timing details, see Figure 14-5.)

FIGURE 14-5: TIMER1 GATE TOGGLE MODE

The T1GVAL bit (T1GCON<2>) indicates when the Toggled mode is active and the timer is counting.

The Timer1 Gate Toggle mode is enabled by setting the T1GTM bit (T1GCON<5>). When T1GTM is cleared, the flip-flop is cleared and held clear. This is necessary in order to control which edge is measured.



14.8.4 TIMER1 GATE SINGLE PULSE MODE

When Timer1 Gate Single Pulse mode is enabled, it is possible to capture a single pulse gate event. Timer1 Gate Single Pulse mode is enabled by setting the T1GSPM bit (T1GCON<4>) and the T1GGO/T1DONE bit (T1GCON<3>). The Timer1 will be fully enabled on the next incrementing edge.

On the next trailing edge of the pulse, the T1GGO/ T1DONE bit will automatically be cleared. No other gate events will be allowed to increment Timer1 until the T1GGO/T1DONE bit is once again set in software. Clearing the T1GSPM <u>bit of the</u> T1GCON register will also clear the T1GGO/T1DONE bit. (For timing details, see Figure 14-6.)

Simultaneously enabling the Toggle and Single Pulse modes will permit both sections to work together. This allows the cycle times on the Timer1 gate source to be measured. (For timing details, see Figure 14-7.)

14.8.5 TIMER1 GATE VALUE STATUS

When the Timer1 gate value status is utilized, it is possible to read the most current level of the gate control value. The value is stored in the T1GVAL bit (T1GCON<2>). This bit is valid even when the Timer1 gate is not enabled (TMR1GE bit is cleared).



PIC18F66K80 FAMILY



Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	
PIR1	PSPIF	ADIF	RC1IF	TX1IF	SSPIF	TMR1GIF	TMR2IF	TMR1IF	
PIE1	PSPIE	ADIE	RC1IE	TX1IE	SSPIE	TMR1GIE	TMR2IE	TMR1IE	
IPR1	PSPIP	ADIP	RC1IP	TX1IP	SSPIP	TMR1GIP	TMR2IP	TMR1IP	
TMR1L	Timer1 Register Low Byte								
TMR1H	Timer1 Regi	ster High Byte	е						
T1CON	TMR1CS1	TMR1CS0	T1CKPS1	T1CKPS0	SOSCEN	T1SYNC	RD16	TMR10N	
T1GCON	TMR1GE	T1GPOL	T1GTM	T1GSPM	T1GGO/ T1DONE	T1GVAL	T1GSS1	T1GSS0	
OSCCON2	_	SOSCRUN	_	SOSCDRV	SOSCGO		MFIOFS	MFIOSEL	
PMD1	PSPMD	CTMUMD	ADCMD	TMR4MD	TMR3MD	TMR2MD	TMR1MD	TMR0MD	

Legend: Shaded cells are not used by the Timer1 module.

PIC18F66K80 FAMILY

15.0 TIMER2 MODULE

The Timer2 module incorporates the following features:

- Eight-bit Timer and Period registers (TMR2 and PR2, respectively)
- Both registers are readable and writable
- Software programmable prescaler (1:1, 1:4 and 1:16)
- Software programmable postscaler (1:1 through 1:16)
- Interrupt on TMR2 to PR2 match
- Optional use as the shift clock for the MSSP module

The module is controlled through the T2CON register (Register 15-1) that enables or disables the timer, and configures the prescaler and postscaler. Timer2 can be shut off by clearing control bit, TMR2ON (T2CON<2>), to minimize power consumption.

A simplified block diagram of the module is shown in Figure 15-1.

15.1 Timer2 Operation

In normal operation, TMR2 is incremented from 00h on each clock (Fosc/4). A four-bit counter/prescaler on the clock input gives the prescale options of direct input, divide-by-4 or divide-by-16. These are selected by the prescaler control bits, T2CKPS<1:0> (T2CON<1:0>).

The value of TMR2 is compared to that of the Period register, PR2, on each clock cycle. When the two values match, the comparator generates a match signal as the timer output. This signal also resets the value of TMR2 to 00h on the next cycle and drives the output counter/ postscaler. (See Section 15.2 "Timer2 Interrupt".)

The TMR2 and PR2 registers are both directly readable and writable. The TMR2 register is cleared on any device Reset, while the PR2 register initializes at FFh. Both the prescaler and postscaler counters are cleared on the following events:

- A write to the TMR2 register
- · A write to the T2CON register
- Any device Reset Power-on Reset (POR), MCLR Reset, Watchdog Timer Reset (WDTR) or Brown-out Reset (BOR)

TMR2 is not cleared when T2CON is written.

Note: The CCP and ECCP modules use Timers, 1 through 4, for some modes. The assignment of a particular timer to a CCP/ECCP module is determined by the Timer to CCP enable bits in the CCPTMRS register. For more details, see Register 20-2 and Register 19-2.

REGISTER 15-1: T2CON: TIMER2 CONTROL REGISTER

U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	T2OUTPS3	T2OUTPS2	T2OUTPS1	T2OUTPS0	TMR2ON	T2CKPS1	T2CKPS0
bit 7							bit 0

Legend:						
R = Readable bit	W = Writable bit	U = Unimplemented bit	U = Unimplemented bit, read as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown			

bit 7 bit 6-3	Unimplemented: Read as '0' T2OUTPS<3:0>: Timer2 Output Postscale Select bits 0000 = 1:1 Postscale 0001 = 1:2 Postscale
	• 1111 = 1:16 Postscale
bit 2	TMR2ON: Timer2 On bit 1 = Timer2 is on 0 = Timer2 is off
bit 1-0	T2CKPS<1:0>: Timer2 Clock Prescale Select bits 00 = Prescaler is 1 01 = Prescaler is 4 1x = Prescaler is 16

15.2 Timer2 Interrupt

Timer2 can also generate an optional device interrupt. The Timer2 output signal (TMR2 to PR2 match) provides the input for the four-bit output counter/postscaler. This counter generates the TMR2 match interrupt flag, which is latched in TMR2IF (PIR1<1>). The interrupt is enabled by setting the TMR2 Match Interrupt Enable bit, TMR2IE (PIE1<1>).

A range of 16 postscaler options (from 1:1 through 1:16 inclusive) can be selected with the postscaler control bits, T2OUTPS<3:0> (T2CON<6:3>).

15.3 Timer2 Output

The unscaled output of TMR2 is available primarily to the ECCP modules, where it is used as a time base for operations in PWM mode.

Timer2 can optionally be used as the shift clock source for the MSSP module operating in SPI mode. Additional information is provided in Section 21.0 "Master Synchronous Serial Port (MSSP) Module".



FIGURE 15-1: TIMER2 BLOCK DIAGRAM

TABLE 15-1: REGISTERS ASSOCIATED WITH TIMER2 AS A TIMER/COUNTER

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	
PIR1	PSPIF	ADIF	RC1IF	TX1IF	SSPIF	TMR1GIF	TMR2IF	TMR1IF	
PIE1	PSPIE	ADIE	RC1IE	TX1IE	SSPIE	TMR1GIE	TMR2IE	TMR1IE	
IPR1	PSPIP	ADIP	RC1IP	TX1IP	SSPIP	TMR1GIP	TMR2IP	TMR1IP	
TMR2	Timer2 Reg	ister							
T2CON	—	T2OUTPS3	T2OUTPS2	T2OUTPS1	T2OUTPS0	TMR2ON	T2CKPS1	T2CKPS0	
PR2	Timer2 Period Register								
PMD1	PSPMD	CTMUMD	ADCMD	TMR4MD	TMR3MD	TMR2MD	TMR1MD	TMR0MD	

Legend: — = unimplemented, read as '0'. Shaded cells are not used by the Timer2 module.

16.0 TIMER3 MODULE

The Timer3 timer/counter modules incorporate these features:

- Software selectable operation as a 16-bit timer or counter
- Readable and writable eight-bit registers (TMR3H and TMR3L)
- Selectable clock source (internal or external) with device clock or SOSC oscillator internal options
- Interrupt-on-overflow
- Module Reset on ECCP Special Event Trigger

A simplified block diagram of the Timer3 module is shown in Figure 16-1.

The Timer3 module is controlled through the T3CON register (Register 16-1). It also selects the clock source options for the ECCP modules. (For more information, see Section 20.1.1 "ECCP Module and Timer Resources".)

The Fosc clock source should not be used with the ECCP capture/compare features. If the timer will be used with the capture or compare features, always select one of the other timer clocking options.

REGISTER 16-1: T3CON: TIMER3 CONTROL REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
TMR3CS1	TMR3CS0	T3CKPS1	T3CKPS0	SOSCEN	T3SYNC	RD16	TMR3ON
bit 7							bit 0

Legend:				
R = Reada	able bit	W = Writable bit	U = Unimplemented bit,	, read as '0'
-n = Value	at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown
bit 7-6		<1:0>: Timer3 Clock Source		
	10 = Time	er3 clock source is either fron	n pin or oscillator, depending o	in the SOSCEN bit:
	SOSCEN			
		lock is from T3CKI pin (on th	ie rising edge).	
	SOSCEN		ration bit, the clock source is e	aithar a arvetal agaillatar an
		OSCO or an internal digital cl		
		erx clock source is system clo		
	00 = Time	erx clock source is instruction	clock (Fosc/4)	
bit 5-4	T3CKPS<	<1:0>: Timer3 Input Clock Pre	escale Select bits	
	11 = 1:8 F	Prescale value		
		Prescale value		
		Prescale value Prescale value		
bit 3		SOSC Oscillator Enable bit		
DIL 3		is enabled and available for		
		is disabled and available for		
bit 2		Timer3 External Clock Input		
		le if the device clock comes t	-	
	When TM	R3CS<1:0> = 10:		
	1 = Does	not synchronize external cloo	ck input	
		ronizes external clock input		
		R3CS < 1:0 > = 0x:		
		ignored; Timer3 uses the int		
bit 1		-Bit Read/Write Mode Enable		
		es register read/write of Time	•	
bit 0		: Timer3 On bit	er3 in two eight-bit operations	
	1 = Enabl			
	1 = Enable 0 = Stops			

Note 1: The Fosc clock source should not be selected if the timer will be used with the ECCP capture/compare features.

16.1 Timer3 Gate Control Register

The Timer3 Gate Control register (T3GCON), provided in Register 14-2, is used to control the Timer3 gate.

REGISTER 16-2: T3GCON: TIMER3 GATE CONTROL REGISTER⁽¹⁾

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R-x	R/W-0	R/W-0
TMR3GE	T3GPOL	T3GTM	T3GSPM	T3GGO/T3DONE	T3GVAL	T3GSS1	T3GSS0
bit 7							bit 0
Legend:							
R = Readab	le bit	W = Writable	e bit	U = Unimplemented	d bit, read as '	0'	
-n = Value a	t POR	'1' = Bit is se	t	'0' = Bit is cleared		x = Bit is unkr	nown
bit 7	TMR3GE: Ti	mer3 Gate Er	nable bit				
	If TMR3ON =	<u>= 0:</u>					
	This bit is igr						
	If TMR3ON =			Time 20 meter from etim	_		
		•	•	 Timer3 gate function gate function 	1		
bit 6		ner3 Gate Po		gate randien			
				counts when gate is h	nigh)		
	0 = Timer3 g	ate is active-l	ow (Timer3 co	ounts when gate is lo	w)		
bit 5		er3 Gate Tog	-				
			node is enable	ed. ed and toggle flip-flo	n is cloarod		
			es on every rise		p is cleared		
bit 4	-		ngle Pulse Mo				
				enabled and is contro	olling Timer3 g	ate	
		-	ulse mode is o				
bit 3				Pulse Acquisition Sta			
				quisition is ready, wa quisition has comple			
		•		GGSPM is cleared.			
bit 2	T3GVAL: Tir	ner3 Gate Cu	rrent State bit	t			
		current state Enable (TMR		x gate that could be	provided to TN	/R3H:TMR3L.	Unaffected by
bit 1-0		`	e Source Sele	ect bits			
		rator 2 output					
	10 = Compa	rator 1 output					
		o match PR4	output				
	00 = Timer3 Watchdog Ti		is turned on i	if TMR3GE = 1, rega	rdless of the s	tate of TMR30	N.



PIC18F66K80 FAMILY

REGISTER 16-3: OSCCON2: OSCILLATOR CONTROL REGISTER 2

U-0	R-0	U-0	RW-1	R/W-0	U-0	R-x	R/W-0
—	SOSCRUN	—	SOSCDRV ⁽¹⁾	SOSCGO	—	MFIOFS	MFIOSEL
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7	Unimplemented: Read as '0'
bit 6	SOSCRUN: SOSC Run Status bit
	1 = System clock comes from a secondary SOSC
	0 = System clock comes from an oscillator other than SOSC
bit 5	Unimplemented: Read as '0'
bit 4	SOSCDRV: Secondary Oscillator Drive Control bit ⁽¹⁾
	1 = High-power SOSC circuit selected
	0 = Low/high-power select is done via the SOSCSEL<1:0> Configuration bits
bit 3	SOSCGO: Oscillator Start Control bit
	 1 = Oscillator is running even if no other sources are requesting it
	 O = Oscillator is shut off if no other sources are requesting it (When the SOSC is selected to run from a digital clock input, rather than an external crystal, this bit has no effect.)
bit 2	Unimplemented: Read as '0'
bit 1	MFIOFS: MF-INTOSC Frequency Stable bit
	1 = MF-INTOSC is stable
	0 = MF-INTOSC is not stable
bit 0	MFIOSEL: MF-INTOSC Select bit
	1 = MF-INTOSC is used in place of HF-INTOSC frequencies of 500 kHz, 250 kHz and 31.25 kHz

- 0 = MF-INTOSC is not used
- **Note 1:** When SOSC is selected to run from a digital clock input, rather than an external crystal, this bit has no effect.

16.2 Timer3 Operation

Timer3 can operate in these modes:

- Timer
- Synchronous Counter
- Asynchronous Counter
- · Timer with Gated Control



FIGURE 16-1: TIMER3 BLOCK DIAGRAM

Note 1: ST Buffer is high-speed type when using T3CKI.

- 2: Timer3 registers increment on rising edge.
- 3: Synchronization does not operate while in Sleep.
- 4: The output of SOSC is determined by the SOSCSEL<1:0> Configuration bits.

The operating mode is determined by the clock select bits, TMR3CSx (T3CON<7:6>). When the TMR3CSx bits are cleared (= 00), Timer3 increments on every internal instruction cycle (Fosc/4). When TMR3CSx = 01, the Timer3 clock source is the system clock (Fosc), and when it is '10', Timer3 works as a counter from the external clock from the T3CKI pin (on the rising edge after the first falling edge) or the SOSC oscillator.

16.3 Timer3 16-Bit Read/Write Mode

Timer3 can be configured for 16-bit reads and writes (see Figure 16.3). When the RD16 control bit (T3CON<1>) is set, the address for TMR3H is mapped to a buffer register for the high byte of Timer3. A read from TMR3L will load the contents of the high byte of Timer3 into the Timer3 High Byte Buffer register. This provides users with the ability to accurately read all 16 bits of Timer3 without having to determine whether a read of the high byte, followed by a read of the low byte, has become invalid due to a rollover between reads.

A write to the high byte of Timer3 must also take place through the TMR3H Buffer register. The Timer3 high byte is updated with the contents of TMR3H when a write occurs to TMR3L. This allows users to write all 16 bits to both the high and low bytes of Timer3 at once.

The high byte of Timer3 is not directly readable or writable in this mode. All reads and writes must take place through the Timer3 High Byte Buffer register.

Writes to TMR3H do not clear the Timer3 prescaler. The prescaler is only cleared on writes to TMR3L.

16.4 Using the SOSC Oscillator as the Timer3 Clock Source

The SOSC internal oscillator may be used as the clock source for Timer3. It can be enabled in one of these ways:

- Setting the SOSCEN bit in either the T1CON or T3CON register (TxCON<3>)
- Setting the SOSCGO bit in the OSCCON2 register (OSCCON2<3>)
- Setting the SCSx bits to secondary clock source in the OSCCON register (OSCCON<1:0> = 01)

The SOSCGO bit is used to warm up the SOSC so that it is ready before any peripheral requests it.

To use it as the Timer3 clock source, the TMR3CSx bits must also be set. As previously noted, this also configures Timer3 to increment on every rising edge of the oscillator source.

The SOSC oscillator is described in Section 14.5 "SOSC Oscillator".

16.5 Timer3 Gates

Timer3 can be configured to count freely or the count can be enabled and disabled using the Timer3 gate circuitry. This is also referred to as the Timer3 gate count enable.

The Timer3 gate can also be driven by multiple selectable sources.

16.5.1 TIMER3 GATE COUNT ENABLE

The Timer3 Gate Enable mode is enabled by setting the TMR3GE bit (TxGCON<7>). The polarity of the Timer3 Gate Enable mode is configured using the T3GPOL bit (T3GCON<6>).

When Timer3 Gate Enable mode is enabled, Timer3 will increment on the rising edge of the Timer3 clock source. When Timer3 Gate Enable mode is disabled, no incrementing will occur and Timer3 will hold the current count. See Figure 16-2 for timing details.

TABLE 16-1: TIMER3 GATE ENABLE SELECTIONS

T3CLK ^(†)	T3GPOL (T3GCON<6>)	T3G Pin	Timer3 Operation
1	0	0	Counts
\uparrow	0	1	Holds Count
\uparrow	1	0	Holds Count
\uparrow	1	1	Counts

† The clock on which TMR3 is running. For more information, see T3CLK in Figure 16-1.



FIGURE 16-2: TIMER3 GATE COUNT ENABLE MODE

16.5.2 TIMER3 GATE SOURCE SELECTION

The Timer3 gate source can be selected from one of four different sources. Source selection is controlled by the T3GSS<1:0> bits (T3GCON<1:0>). The polarity for each available source is also selectable and is controlled by the T3GPOL bit (T3GCON<6>).

TABLE 16-2:	TIMER3 GATE SOURCES
-------------	---------------------

T3GSS<1:0>	Timer3 Gate Source
00	Timerx Gate Pin
01	TMR4 to Match PR4 (TMR4 increments to match PR4)
10	Comparator 1 Output (comparator logic high output)
11	Comparator 2 Output (comparator logic high output)

16.5.2.1 T3G Pin Gate Operation

The T3G pin is one source for Timer3 gate control. It can be used to supply an external source to the Timerx gate circuitry.

16.5.2.2 Timer4 Match Gate Operation

The TMR4 register will increment until it matches the value in the PR4 register. On the very next increment cycle, TMR4 will be reset to 00h. When this Reset occurs, a low-to-high pulse will automatically be generated and internally supplied to the Timerx gate circuitry. The pulse will remain high for one instruction cycle and will return back to a low state until the next match.

Depending on T3GPOL, Timerx increments differently when TMR4 matches PR4. When T3GPOL = 1, Timer3 increments for a single instruction cycle following a TMR4 match with PR4. When T3GPOL = 0, Timer3 increments continuously, except for the cycle following the match, when the gate signal goes from low-to-high.

16.5.2.3 Comparator 1 Output Gate Operation

The output of Comparator 1 can be internally supplied to the Timer3 gate circuitry. After setting up Comparator 1 with the CM1CON register, Timer3 will increment depending on the transitions of the CMP1OUT (CMSTAT<6>) bit.

16.5.2.4 Comparator 2 Output Gate Operation

The output of Comparator 2 can be internally supplied to the Timer3 gate circuitry. After setting up Comparator 2 with the CM2CON register, Timer3 will increment depending on the transitions of the CMP2OUT (CMSTAT<7>) bit.

16.5.3 TIMER3 GATE TOGGLE MODE

When Timer3 Gate Toggle mode is enabled, it is possible to measure the full cycle length of a Timer3 gate signal, as opposed to the duration of a single level pulse.

The Timer3 gate source is routed through a flip-flop that changes state on every incrementing edge of the signal. (For timing details, see Figure 16-3.)

The T3GVAL bit will indicate when the Toggled mode is active and the timer is counting.

Timer3 Gate Toggle mode is enabled by setting the T3GTM bit (T3GCON<5>). When the T3GTM bit is cleared, the flip-flop is cleared and held clear. This is necessary in order to control which edge is measured.



FIGURE 16-3: TIMER3 GATE TOGGLE MODE

16.5.4 TIMER3 GATE SINGLE PULSE MODE

When Timer3 Gate Single Pulse mode is enabled, it is possible to capture a single pulse gate event. Timer3 Gate Single Pulse mode is first enabled by setting the T3GSPM bit (T3GCON<4>). Next, the T3GGO/T3DONE bit (T3GCON<3>) must be set.

The Timer3 will be fully enabled on the next incrementing edge. On the next trailing edge of the pulse, the T3GGO/T3DONE bit will automatically be cleared. No other gate events <u>will be allowed to increment Timer3</u> until the T3GGO/T3DONE bit is once again set in software.

<u>Clearing</u> the T3GSPM bit will also clear the T3GGO/ T3DONE bit. (For timing details, see Figure 16-4.)

Simultaneously enabling the Toggle mode and the Single Pulse mode will permit both sections to work together. This allows the cycle times on the Timer3 gate source to be measured. (For timing details, see Figure 16-5.)

FIGURE 16-4: TIMER3 GATE SINGLE PULSE MODE





16.5.5 TIMER3 GATE VALUE STATUS

When Timer3 gate value status is utilized, it is possible to read the most current level of the gate control value. The value is stored in the T3GVAL bit (T3GCON<2>). The T3GVAL bit is valid even when the Timer3 gate is not enabled (TMR3GE bit is cleared).

16.5.6 TIMER3 GATE EVENT INTERRUPT

When the Timer3 gate event interrupt is enabled, it is possible to generate an interrupt upon the completion of a gate event. When the falling edge of T3GVAL occurs, the TMR3GIF flag bit in the PIR2 register will be set. If the TMR3GIE bit in the PIE2 register is set, then an interrupt will be recognized.

The TMR3GIF flag bit operates even when the Timer3 gate is not enabled (TMR3GE bit is cleared).

16.6 Timer3 Interrupt

The TMR3 register pair (TMR3H:TMR3L) increments from 0000h to FFFFh and overflows to 0000h. The Timer3 interrupt, if enabled, is generated on overflow and is latched in the interrupt flag bit, TMR3IF. Table 16-3 gives each module's flag bit.

This interrupt can be enabled or disabled by setting or clearing the TMR3IE bit. Table 16-3 displays each module's enable bit.

16.7 Resetting Timer3 Using the ECCP Special Event Trigger

If the ECCP modules are configured to use Timer3 and to generate a Special Event Trigger in Compare mode (CCP3M<3:0> = 1011), this signal will reset Timer3. The trigger from ECCP will also start an A/D conversion if the A/D module is enabled (For more information, see **Section 20.3.4 "Special Event Trigger**".) The module must be configured as either a timer or synchronous counter to take advantage of this feature. When used this way, the CCPR3H:CCPR3L register pair effectively becomes a Period register for Timer3.

If Timer3 is running in Asynchronous Counter mode, the Reset operation may not work.

In the event that a write to Timer3 coincides with a Special Event Trigger from an ECCP module, the write will take precedence.

- **Note:** The Special Event Triggers from the ECCPx module will only clear the TMR3 register's content, but not set the TMR3IF interrupt flag bit (PIR2<1>).
- Note: The CCP and ECCP modules use Timers, 1 through 4, for some modes. The assignment of a particular timer to a CCP/ECCP module is determined by the Timer to CCP enable bits in the CCPTMRS register. For more details, see Register 20-2 and Register 19-2.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF
PIR5	IRXIF	WAKIF	ERRIF	TXB2IF	TXB1IF	TXB0IF	RXB1IF	RXB0IF
PIE5	IRXIE	WAKIE	ERRIE	TX2BIE	TXB1IE	TXB0IE	RXB1IE	RXB0IE
PIR2	OSCFIF				BCLIF	HLVDIF	TMR3IF	TMR3GIF
PIE2	OSCFIE	_	_	_	BCLIE	HLVDIE	TMR3IE	TMR3GIE
TMR3H	Timer3 Regi	ster High Byte	9					
TMR3L	Timer3 Regi	ster Low Byte	•					
T3GCON	TMR3GE	T3GPOL	T3GTM	T3GSPM	T3GGO/ T3DONE	T3GVAL	T3GSS1	T3GSS0
T3CON	TMR3CS1	TMR3CS0	T3CKPS1	T3CKPS0	SOSCEN	T3SYNC	RD16	TMR3ON
OSCCON2	—	SOSCRUN	_	SOSCDRV	SOSCGO	_	MFIOFS	MFIOSEL
PMD1	PSPMD	CTMUMD	ADCMD	TMR4MD	TMR3MD	TMR2MD	TMR1MD	TMR0MD

TABLE 16-3: REGISTERS ASSOCIATED WITH TIMER3 AS A TIMER/COUNTER

Legend: — = unimplemented, read as '0'. Shaded cells are not used by the Timer3 module.

17.0 TIMER4 MODULES

The Timer4 timer modules have the following features:

- Eight-bit Timer register (TMR4)
- Eight-bit Period register (PR4)
- Readable and writable (all registers)
- Software programmable prescaler (1:1, 1:4, 1:16)
- Software programmable postscaler (1:1 to 1:16)
- Interrupt on TMR4 match of PR4

The Timer4 modules have a control register shown in Register 17-1. Timer4 can be shut off by clearing control bit, TMR4ON (T4CON<2>), to minimize power consumption. The prescaler and postscaler selection of Timer4 also are controlled by this register. Figure 17-1 is a simplified block diagram of the Timer4 modules.

17.1 Timer4 Operation

Timer4 can be used as the PWM time base for the PWM mode of the ECCP modules. The TMR4 registers are readable and writable, and are cleared on any device Reset. The input clock (Fosc/4) has a prescale option of 1:1, 1:4 or 1:16, selected by control bits, T4CKPS<1:0> (T4CON<1:0>). The match output of

TMR4 goes through a four-bit postscaler (that gives a 1:1 to 1:16 inclusive scaling) to generate a TMR4 interrupt, latched in the flag bit, TMR4IF. Table 17-1 gives each module's flag bit.

The interrupt can be enabled or disabled by setting or clearing the Timer4 Interrupt Enable bit (TMR4IE), shown in Table 17-1.

The prescaler and postscaler counters are cleared when any of the following occurs:

- · A write to the TMR4 register
- · A write to the T4CON register
- Any device Reset Power-on Reset (POR), MCLR Reset, Watchdog Timer Reset (WDTR) or Brown-out Reset (BOR)

A TMR4 is not cleared when a T4CON is written.

Note: The CCP and ECCP modules use Timers, 1 through 4, for some modes. The assignment of a particular timer to a CCP/ECCP module is determined by the Timer to CCP enable bits in the CCPTMRS register. For more details, see Register 20-2 and Register 19-2.

REGISTER 17-1: T4CON: TIMER4 CONTROL REGISTER

U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	T4OUTPS3	T4OUTPS2	T4OUTPS1	T4OUTPS0	TMR4ON	T4CKPS1	T4CKPS0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

Dit /	Unimplemented: Read as '0'
bit 6-3	T4OUTPS<3:0>: Timer4 Output Postscale Select bits
	0000 = 1:1 Postscale
	0001 = 1:2 Postscale
	•
	•
	•
	1111 = 1:16 Postscale
bit 2	TMR4ON: Timer4 On bit
	1 = Timer4 is on
	0 = Timer4 is off
bit 1-0	T4CKPS<1:0>: Timer4 Clock Prescale Select bits
	00 = Prescaler is 1
	01 = Prescaler is 4
	1x = Prescaler is 16

17.2 Timer4 Interrupt

The Timer4 module has an eight-bit Period register, PR4, that is both readable and writable. Timer4 increment from 00h until it matches PR4 and then resets to 00h on the next increment cycle. The PR4 register is initialized to FFh upon Reset.



17.3

Output of TMR4

as is the Timer2 output.

The outputs of TMR4 (before the postscaler) are used

only as a PWM time base for the ECCP modules. They

are not used as baud rate clocks for the MSSP module

FIGURE 17-1: TIMER4 BLOCK DIAGRAM

TABLE 17-1: REGISTERS ASSOCIATED WITH TIMER4 AS A TIMER/COUNTER

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF
IPR4	TMR4IP	EEIP	CMP2IP	CMP1IP	—	CCP5IP	CCP4IP	CCP3IP
PIR4	TMR4IF	EEIF	CMP2IF	CMP1IF	—	CCP5IF	CCP4IF	CCP3IF
PIE4	TMR4IE	EEIE	CMP2IE	CMP1IE	—	CCP5IE	CCP4IE	CCP3IE
TMR4	Timer4 Register							
T4CON	—	T4OUTPS3	T4OUTPS2	T4OUTPS1	T4OUTPS0	TMR40N	T4CKPS1	T4CKPS0
PR4	Timer4 Period Register							
PMD1	PSPMD	CTMUMD	ADCMD	TMR4MD	TMR3MD	TMR2MD	TMR1MD	TMR0MD

Legend: — = unimplemented, read as '0'. Shaded cells are not used by the Timer4 module.

18.0 CHARGE TIME MEASUREMENT UNIT (CTMU)

The Charge Time Measurement Unit (CTMU) is a flexible analog module that provides accurate differential time measurement between pulse sources, as well as asynchronous pulse generation. By working with other on-chip analog modules, the CTMU can precisely measure time, capacitance and relative changes in capacitance or generate output pulses with a specific time delay. The CTMU is ideal for interfacing with capacitive-based sensors.

The module includes these key features:

- Up to 11 channels available for capacitive or time measurement input
- Low-cost temperature measurement using on-chip diode channel
- On-chip precision current source
- Four-edge input trigger sources
- · Polarity control for each edge source

- · Control of edge sequence
- Control of response to edges
- · Time measurement resolution of 1 nanosecond
- High-precision time measurement
- Time delay of external or internal signal asynchronous to system clock
- Accurate current source suitable for capacitive measurement

The CTMU works in conjunction with the A/D Converter to provide up to 11 channels for time or charge measurement, depending on the specific device and the number of A/D channels available. When configured for time delay, the CTMU is connected to one of the analog comparators. The level-sensitive input edge sources can be selected from four sources: two external inputs or the ECCP1/CCP2 Special Event Triggers.

The CTMU special event can trigger the Analog-to-Digital Converter module.

Figure 18-1 provides a block diagram of the CTMU.



FIGURE 18-1: CTMU BLOCK DIAGRAM

18.1 CTMU Registers

The control registers for the CTMU are:

- CTMUCONH
- CTMUCONL
- CTMUICON

The CTMUCONH and CTMUCONL registers (Register 18-1 and Register 18-2) contain control bits for configuring the CTMU module edge source selection, edge source polarity selection, edge sequencing, A/D trigger, analog circuit capacitor discharge and enables. The CTMUICON register (Register 18-3) has bits for selecting the current source range and current source trim.

REGISTER 18-1: CTMUCONH: CTMU CONTROL HIGH REGISTER

R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
CTMUEN	_	CTMUSIDL	TGEN	EDGEN	EDGSEQEN	IDISSEN	CTTRIG
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7	CTMUEN: CTMU Enable bit
	1 = Module is enabled
	0 = Module is disabled
bit 6	Unimplemented: Read as '0'
bit 5	CTMUSIDL: Stop in Idle Mode bit
	1 = Discontinues module operation when device enters Idle mode0 = Continues module operation in Idle mode
bit 4	TGEN: Time Generation Enable bit
	1 = Enables edge delay generation
	0 = Disables edge delay generation
bit 3	EDGEN: Edge Enable bit
	1 = Edges are not blocked
	0 = Edges are blocked
bit 2	ESGSEQEN: Edge Sequence Enable bit
	1 = Edge 1 event must occur before Edge 2 event can occur
	0 = No edge sequence is needed
bit 1	IDISSEN: Analog Current Source Control bit
	1 = Analog current source output is grounded
	0 = Analog current source output is not grounded
bit 0	CTTRIG: CTMU Special Event Trigger bit
	1 = CTMU Special Event Trigger is enabled
	0 = CTMU Special Event Trigger is disabled

PIC18F66K80 FAMILY

REGISTER 18-2: CTMUCONL: CTMU CONTROL LOW REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
EDG2POL	EDG2SEL1	EDG2SEL0	EDG1POL	EDG1SEL1	EDG1SEL0	EDG2STAT	EDG1STAT		
bit 7						•	bit 0		
Legend:									
R = Readabl	e bit	W = Writable b	bit	U = Unimplem	ented bit, read	l as '0'			
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown			
bit 7	EDG2POL: E	dge 2 Polarity S	Select bit						
	1 = Edge 2 is programmed for a positive edge response								
	0 = Edge 2 is programmed for a negative edge response								
bit 6-5		:0>: Edge 2 Sou	urce Select bit	S					
	11 = CTED1 pin								
	10 = CTED2 pin 01 = ECCP1 Special Event Trigger								
	00 = CCP2 Special Event Trigger								
bit 4	EDG1POL: Edge 1 Polarity Select bit								
	1 = Edge 1 is programmed for a positive edge response								
	0 = Edge 1 is programmed for a negative edge response								
bit 3-2	EDG1SEL<1:	:0>: Edge 1 Sou	urce Select bit	s					
	11 = CTED1 pin								
	10 = CTED2 pin								
	01 = ECCP1 Special Event Trigger 00 = CCP2 Special Event Trigger								
bit 1	EDG2STAT: Edge 2 Status bit								
	1 = Edge 2 event has occurred								
	0 = Edge 2 event has not occurred								
bit 0	EDG1STAT: Edge 1 Status bit								
		vent has occurr							
	Ų	vent has not oc							

PIC18F66K80 FAMILY

	DAMA	DAMA	D/M/ O	DAAL O	DAMO	DAMO					
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
ITRIM5	ITRIM4	ITRIM3	ITRIM2	ITRIM1	ITRIM0	IRNG1	IRNG0				
bit 7							bit 0				
Legend:											
R = Readab	le bit	W = Writable	bit	U = Unimpler	nented bit, read	d as '0'					
-n = Value at POR		'1' = Bit is set		'0' = Bit is cle		x = Bit is unknown					
bit 7-2	ITRIM<5:0>: Current Source Trim bits										
	011111 = Maximum positive change (+62% typ.) from nominal current										
	011110										
	•	•									
	•										
	000001 = Minimum positive change (+2% typ.) from nominal current										
	000000 = Nominal current output specified by IRNG<1:0>										
	111111 = Minimum negative change (-2% typ.) from nominal current										
	•										
	•										
	100010										
	100001 = Maximum negative change (-62% typ.) from nominal current										
bit 1-0	IRNG<1:0>: Current Source Range Select bits										
	11 = 100 x Base Current										
	10 = 10 x Base Current										
	01 = Base Current level (0.55 μA nominal)										
	0.0 - 0.0000	a a company i a ali a a la	مامط								

REGISTER 18-3: CTMUICON: CTMU CURRENT CONTROL REGISTER

00 =Current source is disabled

18.2 CTMU Operation

The CTMU works by using a fixed current source to charge a circuit. The type of circuit depends on the type of measurement being made.

In the case of charge measurement, the current is fixed and the amount of time the current is applied to the circuit is fixed. The amount of voltage read by the A/D becomes a measurement of the circuit's capacitance.

In the case of time measurement, the current, as well as the capacitance of the circuit, is fixed. In this case, the voltage read by the A/D is representative of the amount of time elapsed from the time the current source starts and stops charging the circuit.

If the CTMU is being used as a time delay, both capacitance and current source are fixed, as well as the voltage supplied to the comparator circuit. The delay of a signal is determined by the amount of time it takes the voltage to charge to the comparator threshold voltage.

18.2.1 THEORY OF OPERATION

The operation of the CTMU is based on the equation for charge:

$$I = C \bullet \frac{dV}{dT}$$

More simply, the amount of charge measured in coulombs in a circuit is defined as current in amperes (I) multiplied by the amount of time in seconds that the current flows (t). Charge is also defined as the capacitance in farads (C) multiplied by the voltage of the circuit (V). It follows that:

 $I \bullet t = C \bullet V$

The CTMU module provides a constant, known current source. The A/D Converter is used to measure (V) in the equation, leaving two unknowns: capacitance (C) and time (t). The above equation can be used to calculate capacitance or time, by either the relationship using the known fixed capacitance of the circuit:

 $t = (C \bullet V)/I$

or by:

 $C = (I \cdot t)/V$

using a fixed time that the current source is applied to the circuit.

18.2.2 CURRENT SOURCE

At the heart of the CTMU is a precision current source, designed to provide a constant reference for measurements. The level of current is user-selectable across three ranges, or a total of two orders of magnitude, with the ability to trim the output in $\pm 2\%$ increments (nominal). The current range is selected by the IRNG<1:0> bits (CTMUICON<1:0>), with a value of '01' representing the lowest range.

Current trim is provided by the ITRIM<5:0> bits (CTMUICON<7:2>). These six bits allow trimming of the current source in steps of approximately 2% per step. Half of the range adjusts the current source positively and the other half reduces the current source. A value of '000000' is the neutral position (no change). A value of '100001' is the maximum negative adjustment (approximately -62%) and '011111' is the maximum positive adjustment (approximately +62%).

18.2.3 EDGE SELECTION AND CONTROL

CTMU measurements are controlled by edge events occurring on the module's two input channels. Each channel, referred to as Edge 1 and Edge 2, can be configured to receive input pulses from one of the edge input pins (CTED1 and CTED2) or CCPx Special Event Triggers (ECCP1 and CCP2). The input channels are level-sensitive, responding to the instantaneous level on the channel rather than a transition between levels. The inputs are selected using the EDG1SEL and EDG2SEL bit pairs (CTMUCONL<3:2>, 6:5>).

In addition to source, each channel can be configured for event polarity using the EDGE2POL and EDGE1POL bits (CTMUCONL<7,4>). The input channels can also be filtered for an edge event sequence (Edge 1 occurring before Edge 2) by setting the EDGSEQEN bit (CTMUCONH<2>).

18.2.4 EDGE STATUS

The CTMUCONL register also contains two status bits, EDG2STAT and EDG1STAT (CTMUCONL<1:0>). Their primary function is to show if an edge response has occurred on the corresponding channel. The CTMU automatically sets a particular bit when an edge response is detected on its channel. The level-sensitive nature of the input channels also means that the status bits become set immediately if the channel's configuration is changed and matches the channel's current state.

The module uses the edge status bits to control the current source output to external analog modules (such as the A/D Converter). Current is only supplied to external modules when only one (not both) of the status bits is set. Current is shut off when both bits are either set or cleared. This allows the CTMU to measure current only during the interval between edges. After both status bits are set, it is necessary to clear them before another measurement is taken. Both bits should be cleared simultaneously, if possible, to avoid re-enabling the CTMU current source.

In addition to being set by the CTMU hardware, the edge status bits can also be set by software. This permits a user application to manually enable or disable the current source. Setting either (but not both) of the bits enables the current source. Setting or clearing both bits at once disables the source.

18.2.5 INTERRUPTS

The CTMU sets its interrupt flag (PIR3<3>) whenever the current source is enabled, then disabled. An interrupt is generated only if the corresponding interrupt enable bit (PIE3<3>) is also set. If edge sequencing is not enabled (i.e., Edge 1 must occur before Edge 2), it is necessary to monitor the edge status bits and determine which edge occurred last and caused the interrupt.

18.3 CTMU Module Initialization

The following sequence is a general guideline used to initialize the CTMU module:

- 1. Select the current source range using the IRNGx bits (CTMUICON<1:0>).
- 2. Adjust the current source trim using the ITRIMx bits (CTMUICON<7:2>).
- Configure the edge input sources for Edge 1 and Edge 2 by setting the EDG1SEL and EDG2SEL bits (CTMUCONL<3:2> and <6:5>, respectively).
- Configure the input polarities for the edge inputs using the EDG1POL and EDG2POL bits (CTMUCONL<4,7>).

The default configuration is for negative edge polarity (high-to-low transitions).

5. Enable edge sequencing using the EDGSEQEN bit (CTMUCONH<2>).

By default, edge sequencing is disabled.

6. Select the operating mode (Measurement or Time Delay) with the TGEN bit (CTMUCONH<4>).

The default mode is Time/Capacitance Measurement.

 Configure the module to automatically trigger an A/D conversion when the second edge event has occurred using the CTTRIG bit (CTMUCONH<0>).

The conversion trigger is disabled by default.

- 8. Discharge the connected circuit by setting the IDISSEN bit (CTMUCONH<1>).
- 9. After waiting a sufficient time for the circuit to discharge, clear the IDISSEN bit.
- 10. Disable the module by clearing the CTMUEN bit (CTMUCONH<7>).
- 11. Clear the Edge Status bits, EDG2STAT and EDG1STAT (CTMUCONL<1:0>).

Both bits should be cleared simultaneously, if possible, to avoid re-enabling the CTMU current source.

- 12. Enable both edge inputs by setting the EDGEN bit (CTMUCONH<3>).
- 13. Enable the module by setting the CTMUEN bit.

Depending on the type of measurement or pulse generation being performed, one or more additional modules may also need to be initialized and configured with the CTMU module:

- Edge Source Generation: In addition to the external edge input pins, ECCP1/CCP2 Special Event Triggers can be used as edge sources for the CTMU.
- Capacitance or Time Measurement: The CTMU module uses the A/D Converter to measure the voltage across a capacitor that is connected to one of the analog input channels.
- Pulse Generation: When generating system clock independent, output pulses, the CTMU module uses Comparator 2 and the associated comparator voltage reference.

18.4 Calibrating the CTMU Module

The CTMU requires calibration for precise measurements of capacitance and time, as well as for accurate time delay. If the application only requires measurement of a relative change in capacitance or time, calibration is usually not necessary. An example of a less precise application is a capacitive touch switch, in which the touch circuit has a baseline capacitance and the added capacitance of the human body changes the overall capacitance of a circuit.

If actual capacitance or time measurement is required, two hardware calibrations must take place:

- The current source needs calibration to set it to a precise current.
- The circuit being measured needs calibration to measure or nullify any capacitance other than that to be measured.

18.4.1 CURRENT SOURCE CALIBRATION

The current source on board the CTMU module has a range of $\pm 62\%$ nominal for each of three current ranges. For precise measurements, it is possible to measure and adjust this current source by placing a high-precision resistor, RCAL, onto an unused analog channel. An example circuit is shown in Figure 18-2.

To measure the current source:

- 1. Initialize the A/D Converter.
- 2. Initialize the CTMU.
- Enable the current source by setting EDG1STAT (CTMUCONL<0>).
- 4. Issue time delay for voltage across ${\rm RCAL}$ to stabilize and A/D sample/hold capacitor to charge.
- 5. Perform the A/D conversion.
- 6. Calculate the current source current using $I = V/R_{CAL}$, where R_{CAL} is a high-precision resistance and V is measured by performing an A/D conversion.

The CTMU current source may be trimmed with the trim bits in CTMUICON, using an iterative process to get the exact current desired. Alternatively, the nominal value without adjustment may be used. That value may be stored by software, for use in all subsequent capacitive or time measurements.

To calculate the optimal value for RCAL, the nominal current must be chosen.

For example, if the A/D Converter reference voltage is 3.3V, use 70% of full scale (or 2.31V) as the desired approximate voltage to be read by the A/D Converter. If the range of the CTMU current source is selected to be 0.55 μ A, the resistor value needed is calculated as RCAL = 2.31V/0.55 μ A, for a value of 4.2 MΩ. Similarly, if the current source is chosen to be 5.5 μ A, RCAL would be 420,000Ω, and 42,000Ω if the current source is set to 55 μ A.

FIGURE 18-2: CTMU CURRENT SOURCE CALIBRATION CIRCUIT



A value of 70% of full-scale voltage is chosen to make sure that the A/D Converter is in a range that is well above the noise floor. If an exact current is chosen to incorporate the trimming bits from CTMUICON, the resistor value of RCAL may need to be adjusted accordingly. RCAL also may be adjusted to allow for available resistor values. RCAL should be of the highest precision available, in light of the precision needed for the circuit that the CTMU will be measuring. A recommended minimum would be 0.1% tolerance.

The following examples show a typical method for performing a CTMU current calibration.

• Example 18-1 demonstrates how to initialize the A/D Converter and the CTMU.

This routine is typical for applications using both modules.

• Example 18-2 demonstrates one method for the actual calibration routine.

This method manually triggers the A/D Converter to demonstrate the entire step-wise process. It is also possible to automatically trigger the conversion by setting the CTMU's CTTRIG bit (CTMUCONH<0>).

PIC18F66K80 FAMILY

EXAMPLE 18-1: SETUP FOR CTMU CALIBRATION ROUTINES

```
#include "pl8cxxx.h"
void setup(void)
{ //CTMUCON - CTMU Control register
  CTMUCONH = 0 \times 00;
                         //make sure CTMU is disabled
  CTMUCONL = 0x90;
  //CTMU continues to run when emulator is stopped,CTMU continues
  //to run in idle mode, Time Generation mode disabled, Edges are blocked
  //No edge sequence order, Analog current source not grounded, trigger
  //output disabled, Edge2 polarity = positive level, Edge2 source =
  //source 0, Edgel polarity = positive level, Edgel source = source 0,
  // Set Edge status bits to zero
   //CTMUICON - CTMU Current Control Register
  CTMUICON = 0 \times 01;
                         //0.55uA, Nominal - No Adjustment
//Setup AD converter;
TRISA=0x04;
                         //set channel 2 as an input
  // Configured AN2 as an analog channel
  // ANCON1
  ANCON1 = 0 \times 04;
  // ADCON1
  ADCON2bits.ADFM=1;
                       // Result format 1= Right justified
                        // Acquisition time 7 = 20TAD 2 = 4TAD 1=2TAD
  ADCON2bits.ACQT=1;
  ADCON2bits.ADCS=2;
                         // Clock conversion bits 6= FOSC/64 2=FOSC/32
  // ADCON1
                         // Vref+ = AVdd
  ADCON1bits.VCFG0 =0;
  ADCON1bits.VCFG1 =0;
                         // Vref+ = AVdd
                        // Vref- = AVss
  ADCON1bits.VNCFG = 0;
                         // Select ADC channel
  ADCON1bits.CHS=2;
  ADCON0bits.ADON=1;
                         // Turn on ADC
}
```

EXAMPLE 18-2: CURRENT CALIBRATION ROUTINE

```
#include "p18cxxx.h"
#define COUNT 500
                                         //@ 8MHz = 125uS.
#define DELAY for(i=0;i<COUNT;i++)</pre>
#define RCAL .027
                                         //R value is 4200000 (4.2M)
                                         //scaled so that result is in
                                         //1/100th of uA
#define ADSCALE 1023
                                         //for unsigned conversion 10 sig bits
#define ADREF 3.3
                                         //Vdd connected to A/D Vr+
int main(void)
   int i;
   int j = 0; //index for loop
   unsigned int Vread = 0;
   double VTot = 0;
   float Vavg=0, Vcal=0, CTMUISrc = 0; //float values stored for calcs
//assume CTMU and A/D have been setup correctly
//see Example 25-1 for CTMU & A/D setup
setup();
CTMUCONHbits.CTMUEN = 1;
                                         //Enable the CTMU
   for(j=0;j<10;j++)</pre>
    {
                                         //drain charge on the circuit
       CTMUCONHbits.IDISSEN = 1;
                                         //wait 125us
       DELAY;
       CTMUCONHbits.IDISSEN = 0;
                                         //end drain of circuit
       CTMUCONLbits.EDG1STAT = 1;
                                         //Begin charging the circuit
                                         //using CTMU current source
       DELAY;
                                         //wait for 125us
                                         //Stop charging circuit
       CTMUCONLbits.EDG1STAT = 0;
       PIR1bits.ADIF = 0;
                                         //make sure A/D Int not set
       ADCON0bits.GO=1;
                                         //and begin A/D conv.
       while(!PIR1bits.ADIF);
                                         //Wait for A/D convert complete
       Vread = ADRES;
                                         //Get the value from the A/D
       PIR1bits.ADIF = 0;
                                         //Clear A/D Interrupt Flag
       VTot += Vread;
                                         //Add the reading to the total
   }
   Vavg = (float)(VTot/10.000);
                                         //Average of 10 readings
   Vcal = (float)(Vavg/ADSCALE*ADREF);
   CTMUISrc = Vcal/RCAL;
                                         //CTMUISrc is in 1/100ths of uA
```

18.4.2 CAPACITANCE CALIBRATION

There is a small amount of capacitance from the internal A/D Converter sample capacitor as well as stray capacitance from the circuit board traces and pads that affect the precision of capacitance measurements. A measurement of the stray capacitance can be taken by making sure the desired capacitance to be measured has been removed.

After removing the capacitance to be measured:

- 1. Initialize the A/D Converter and the CTMU.
- 2. Set EDG1STAT (= 1).
- 3. Wait for a fixed delay of time, t.
- 4. Clear EDG1STAT.
- 5. Perform an A/D conversion.
- 6. Calculate the stray and A/D sample capacitances:

$$COFFSET = CSTRAY + CAD = (I \cdot t)/V$$

Where:

- I is known from the current source measurement step
- · t is a fixed delay
- V is measured by performing an A/D conversion

This measured value is then stored and used for calculations of time measurement or subtracted for capacitance measurement. For calibration, it is expected that the capacitance of CSTRAY + CAD is approximately known; CAD is approximately 4 pF.

An iterative process may be required to adjust the time, t, that the circuit is charged to obtain a reasonable voltage reading from the A/D Converter. The value of t may be determined by setting COFFSET to a theoretical value and solving for t. For example, if CSTRAY is theoretically calculated to be 11 pF, and V is expected to be 70% of VDD or 2.31V, t would be:

$$(4 \text{ pF} + 11 \text{ pF}) \cdot 2.31 \text{V}/0.55 \text{ }\mu\text{A}$$

or 63 µs.

See Example 18-3 for a typical routine for CTMU capacitance calibration.

EXAMPLE 18-3: CAPACITANCE CALIBRATION ROUTINE

```
#include "pl8cxxx.h"
#define COUNT 25
                                          //@ 8MHz INTFRC = 62.5 us.
#define ETIME COUNT*2.5
                                          //time in uS
#define DELAY for(i=0;i<COUNT;i++)</pre>
#define ADSCALE 1023
                                         //for unsigned conversion 10 sig bits
#define ADREF 3.3
                                         //Vdd connected to A/D Vr+
#define RCAL .027
                                         //R value is 4200000 (4.2M)
                                          //scaled so that result is in
                                          //1/100th of uA
int main(void)
{
    int i;
   int j = 0;
                                          //index for loop
   unsigned int Vread = 0;
   float CTMUISrc, CTMUCap, Vavg, VTot, Vcal;
//assume CTMU and A/D have been setup correctly
//see Example 25-1 for CTMU & A/D setup
setup();
CTMUCONHbits.CTMUEN = 1;
                                         //Enable the CTMU
    for(j=0;j<10;j++)</pre>
    {
        CTMUCONHbits.IDISSEN = 1;
                                         //drain charge on the circuit
        DELAY;
                                         //wait 125us
        CTMUCONHbits.IDISSEN = 0;
                                         //end drain of circuit
        CTMUCONLbits.EDG1STAT = 1;
                                         //Begin charging the circuit
                                         //using CTMU current source
        DELAY;
                                          //wait for 125us
        CTMUCONLbits.EDG1STAT = 0;
                                         //Stop charging circuit
        PIR1bits.ADIF = 0;
                                         //make sure A/D Int not set
        ADCON0bits.GO=1;
                                         //and begin A/D conv.
        while(!PIR1bits.ADIF);
                                         //Wait for A/D convert complete
        Vread = ADRES;
                                         //Get the value from the A/D
        PIR1bits.ADIF = 0;
                                         //Clear A/D Interrupt Flag
        VTot += Vread;
                                         //Add the reading to the total
    }
   Vavg = (float)(VTot/10.000);
                                         //Average of 10 readings
   Vcal = (float)(Vavg/ADSCALE*ADREF);
                                          //CTMUISrc is in 1/100ths of uA
    CTMUISrc = Vcal/RCAL;
    CTMUCap = (CTMUISrc*ETIME/Vcal)/100;
}
```

18.5 Measuring Capacitance with the CTMU

There are two ways to measure capacitance with the CTMU. The absolute method measures the actual capacitance value. The relative method only measures for any change in the capacitance.

18.5.1 ABSOLUTE CAPACITANCE MEASUREMENT

For absolute capacitance measurements, both the current and capacitance calibration steps found in **Section 18.4 "Calibrating the CTMU Module**" should be followed.

To perform these measurements:

- 1. Initialize the A/D Converter.
- 2. Initialize the CTMU.
- 3. Set EDG1STAT.
- 4. Wait for a fixed delay, T.
- 5. Clear EDG1STAT.
- 6. Perform an A/D conversion.
- 7. Calculate the total capacitance, CTOTAL = (I * T)/V, where:
 - I is known from the current source measurement step (Section 18.4.1 "Current Source Calibration")
 - · T is a fixed delay
 - V is measured by performing an A/D conversion
- Subtract the stray and A/D capacitance (COFFSET from Section 18.4.2 "Capacitance Calibration") from CTOTAL to determine the measured capacitance.

18.5.2 CAPACITIVE TOUCH SENSE USING RELATIVE CHARGE MEASUREMENT

Not all applications require precise capacitance measurements. When detecting a valid press of a capacitance-based switch, only a relative change of capacitance needs to be detected.

In such an application, when the switch is open (or not touched), the total capacitance is the capacitance of the combination of the board traces, the A/D Converter and other elements. A larger voltage will be measured by the A/D Converter. When the switch is closed (or touched), the total capacitance is larger due to the addition of the capacitance of the human body to the above listed capacitances and a smaller voltage will be measured by the A/D Converter.

To detect capacitance changes simply:

- 1. Initialize the A/D Converter and the CTMU.
- 2. Set EDG1STAT.
- 3. Wait for a fixed delay.
- 4. Clear EDG1STAT.
- 5. Perform an A/D conversion.

The voltage measured by performing the A/D conversion is an indication of the relative capacitance. In this case, no calibration of the current source or circuit capacitance measurement is needed. (For a sample software routine for a capacitive touch switch, see Example 18-4.)

EXAMPLE 18-4: ROUTINE FOR CAPACITIVE TOUCH SWITCH

```
#include "p18cxxx.h"
#define COUNT 500
                                         //@ 8MHz = 125uS.
#define DELAY for(i=0;i<COUNT;i++)</pre>
#define OPENSW 1000
                                         //Un-pressed switch value
#define TRIP 300
                                         //Difference between pressed
                                         //and un-pressed switch
#define HYST 65
                                         //amount to change
                                         //from pressed to un-pressed
#define PRESSED 1
#define UNPRESSED 0
int main(void)
ł
   unsigned int Vread;
                                         //storage for reading
   unsigned int switchState;
   int i;
    //assume CTMU and A/D have been setup correctly
    //see Example 25-1 for CTMU & A/D setup
   setup();
   CTMUCONHbits.CTMUEN = 1;
                                         //Enable the CTMU
   CTMUCONHbits.IDISSEN = 1;
                                         //drain charge on the circuit
                                         //wait 125us
   DELAY;
   CTMUCONHbits.IDISSEN = 0;
                                         //end drain of circuit
   CTMUCONLbits.EDG1STAT = 1;
                                         //Begin charging the circuit
                                         //using CTMU current source
                                         //wait for 125us
   DELAY;
   CTMUCONLbits.EDG1STAT = 0;
                                         //Stop charging circuit
   PIR1bits.ADIF = 0;
                                         //make sure A/D Int not set
                                         //and begin A/D conv.
   ADCON0bits.GO=1;
   while(!PIR1bits.ADIF);
                                         //Wait for A/D convert complete
   Vread = ADRES;
                                         //Get the value from the A/D
    if(Vread < OPENSW - TRIP)
    {
       switchState = PRESSED;
   else if(Vread > OPENSW - TRIP + HYST)
    {
       switchState = UNPRESSED;
    }
```

18.6 Measuring Time with the CTMU Module

Time can be precisely measured after the ratio $\left(\mathrm{C/I}\right)$ is measured from the current and capacitance calibration step. To do that:

- 1. Initialize the A/D Converter and the CTMU.
- 2. Set EDG1STAT.
- 3. Set EDG2STAT.
- 4. Perform an A/D conversion.
- 5. Calculate the time between edges as T = (C/I) * V, where:
 - I is calculated in the current calibration step (Section 18.4.1 "Current Source Calibration")
 - C is calculated in the capacitance calibration step (Section 18.4.2 "Capacitance Calibration")
 - V is measured by performing the A/D conversion

It is assumed that the time measured is small enough that the capacitance, CAD + CEXT, provides a valid voltage to the A/D Converter. For the smallest time measurement, always set the A/D Channel Select bits CHS<4:0> (ADCON0<6:2>) to an unused A/D channel, the corresponding pin for which is not connected to any circuit board trace. This minimizes added stray capacitance, keeping the total circuit capacitance close to that of the A/D Converter itself (25 pF).

To measure longer time intervals, an external capacitor may be connected to an A/D channel and that channel selected whenever making a time measurement.

FIGURE 18-3: TYPICAL CONNECTIONS AND INTERNAL CONFIGURATION FOR TIME MEASUREMENT



18.7 Measuring Temperature with the CTMU

The constant current source provided by the CTMU module can be used for low-cost temperature measurement by exploiting a basic property of common and inexpensive diodes. An on-chip temperature sense diode is provided on A/D Channel 29 to further simplify design and cost.

18.7.1 BASIC PRINCIPAL

We can show that the forward voltage (V_F) of a P-N junction, such as a diode, is an extension of the equation for the junction's thermal voltage:

$$V_{\rm F} = \frac{kT}{q} \ln\left(1 - \frac{I_{\rm F}}{I_{\rm S}}\right)$$

where k is the Boltzmann constant (1.38×10^{-23} J K⁻¹), T is the absolute junction temperature in kelvin, q is the electron charge (1.6×10^{-19} C), I_F is the forward current applied to the diode and I_S is the diode's characteristic saturation current, which varies between devices.

Since k and q are physical constants, and I_S is a constant for the device, this only leaves T and I_F as independent variables. If I_F is held constant, it follows from the equation that V_F will vary as a function of T. As the natural log term of the equation will always be negative, the temperature will be negatively proportional to V_F . In other words, as temperature increases, V_F decreases.

By using the CTMU's current source to provide a constant I_F , it becomes possible to calculate the temperature by measuring the V_F across the diode.

18.7.2 IMPLEMENTATION

To implement this theory, all that is needed is to connect a regular junction diode to one of the microcontroller's A/D pins (Figure 18-2). The A/D channel multiplexer is shared by the CTMU and the A/D. To perform a measurement, the multiplexer is configured to select the pin connected to the diode. The CTMU current source is then turned on and an A/D conversion is performed on the channel. As shown in the equivalent circuit diagram, the diode is driven by the CTMU at I_F . The resulting V_F across the diode is measured by the A/D. A code snippet is shown in Example 18-5.

FIGURE 18-4: CTMU TEMPERATURE MEASUREMENT CIRCUIT



EXAMPLE 18-5: ROUTINE FOR TEMPERATURE MEASUREMENT USING INTERNAL DIODE

<pre>// Initialize CTMU CTMUICON = 0x03; CTMUCONHbits.CTMUEN = 1; CTMUCONLbits.EDG1STAT = 1;</pre>	
// Initialize ADC	
ADCON0 = 0x75;	// Enable ADC and connect to Internal diode
$ADCON1 = 0 \times 00;$	
$ADCON2 = 0 \times BE;$	//Right Justified
ADCON0bits.GO = 1;	// Start conversion
while(ADCON0bits.G0);	
Temp = ADRES;	<pre>// Read ADC results (inversely proportional to temperature)</pre>

18.8 Creating a Delay with the CTMU Module

A unique feature on board the CTMU module is its ability to generate system clock independent output pulses based on either an external voltage or an external capacitor value. When using an external voltage, this is accomplished using the CTDIN input pin as a trigger for the pulse delay. When using an external capacitor value, this is accomplished using the internal comparator voltage reference module and Comparator 2 input pin.The pulse is output onto the CTPLS pin. To enable this mode, set the TGEN bit.

See Figure 18-5 for an example circuit. When CTMUDS (PADCFG1<0>) is cleared, the pulse delay is determined by the output of Comparator 2, and when it is set, the pulse delay is determined by the input of CTDIN. CDELAY is chosen by the user to determine the output pulse width on CTPLS. The pulse width is calculated by T = (CDELAY/I)*V, where I is known from the current source measurement step (Section 18.4.1 "Current Source Calibration") and V is the internal reference voltage (CVREF).

An example use of the external capacitor feature is interfacing with variable capacitive-based sensors, such as a humidity sensor. As the humidity varies, the pulse-width output on CTPLS will vary. An example use of the CTDIN feature is interfacing with a digital sensor. The CTPLS output pin can be connected to an input capture pin and the varying pulse width measured to determine the sensor's output in the application.

To use this feature:

- 1. If CTMUDS is cleared, initialize Comparator 2.
- 2. If CTMUDS is cleared, initialize the comparator voltage reference.
- 3. Initialize the CTMU and enable time delay generation by setting the TGEN bit.
- 4. Set EDG1STAT.

When CTMUDS is cleared, as soon as CDELAY charges to the value of the voltage reference trip point, an output pulse is generated on CTPLS. When CTMUDS is set, as soon as CTDIN is set, an output pulse is generated on CTPLS.

FIGURE 18-5: TYPICAL CONNECTIONS AND INTERNAL CONFIGURATION FOR PULSE DELAY GENERATION



18.9 Measuring Temperature with the CTMU Module

The CTMU, along with an internal diode, can be used to measure the temperature. The A/D can be connected to the internal diode and the CTMU module can

source the current to the diode. The A/D reading will reflect the temperature. With the increase, the A/D readings will go low. This can be used for low-cost temperature measurement applications.

EXAMPLE 18-6: ROUTINE FOR TEMPERATURE MEASUREMENT USING INTERNAL DIODE

<pre>// Initialize CTMU CTMUICON = 0x03; CTMUCONHbits.CTMUEN = 1; CTMUCONLbits.EDG1STAT = 1;</pre>	
<pre>// Initialize ADC ADCON0 = 0xE5; ADCON1 = 0x00; ADCON2 = 0xBE;</pre>	// Enable ADC and connect to Internal diode //Right Justified
ADCONObits.GO = 1; while(ADCONObits.GO); Temp = ADRES;	<pre>// Start conversion // Read ADC results (inversely proportional to temperature)</pre>

Note: The temperature diode is not calibrated or standardized; the user must calibrate the diode to their application.

18.10 Operation During Sleep/Idle Modes

18.10.1 SLEEP MODE

When the device enters any Sleep mode, the CTMU module current source is always disabled. If the CTMU is performing an operation that depends on the current source when Sleep mode is invoked, the operation may not terminate correctly. Capacitance and time measurements may return erroneous values.

18.10.2 IDLE MODE

The behavior of the CTMU in Idle mode is determined by the CTMUSIDL bit (CTMUCONH<5>). If CTMUSIDL is cleared, the module will continue to operate in Idle mode. If CTMUSIDL is set, the module's current source is disabled when the device enters Idle mode. In this case, if the module is performing an operation when Idle mode is invoked, the results will be similar to those with Sleep mode.

18.11 Effects of a Reset on CTMU

Upon Reset, all registers of the CTMU are cleared. This disables the CTMU module, turns off its current source and returns all configuration options to their default settings. The module needs to be re-initialized following any Reset.

If the CTMU is in the process of taking a measurement at the time of Reset, the measurement will be lost. A partial charge may exist on the circuit that was being measured, which should be properly discharged before the CTMU makes subsequent attempts to make a measurement. The circuit is discharged by setting and clearing the IDISSEN bit (CTMUCONH<1>) while the A/D Converter is connected to the appropriate channel.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
CTMUCONH	CTMUEN	_	CTMUSIDL	TGEN	EDGEN	EDGSEQEN	IDISSEN	CTTRIG
CTMUCONL	EDG2POL	EDG2SEL1	EDG2SEL0	EDG1POL	EDG1SEL1	EDG1SEL0	EDG2STAT	EDG1STAT
CTMUICON	ITRIM5	ITRIM4	ITRIM3	ITRIM2	ITRIM1	ITRIM0	IRNG1	IRNG0
PIR3	_	_	RC2IF	TX2IF	CTMUIF	CCP2IF	CCP1IF	_
PIE3	—	—	RC2IE	TX2IE	CTMUIE	CCP2IE	CCP1IE	—
IPR3	—	—	RC2IP	TX2IP	CTMUIP	CCP2IP	CCP1IP	—
PADCFG1	RDPU	REPU	RFPU	RGPU	_	_		CTMUDS

 TABLE 18-1:
 REGISTERS ASSOCIATED WITH CTMU MODULE

Legend: — = unimplemented, read as '0'. Shaded cells are not used during ECCP operation.
19.0 CAPTURE/COMPARE/PWM (CCP) MODULES

PIC18F66K80 family devices have four CCP (Capture/Compare/PWM) modules, designated CCP2 through CCP5. All the modules implement standard Capture, Compare and Pulse-Width Modulation (PWM) modes.

Note: Throughout this section, generic references are used for register and bit names that are the same, except for an 'x' variable that indicates the item's association with the specific CCP module. For example, the control register is named CCPxCON and refers to CCP2CON through CCP5CON. Each CCP module contains a 16-bit register that can operate as a 16-bit Capture register, a 16-bit Compare register or a PWM Master/Slave Duty Cycle register. For the sake of clarity, all CCP module operation in the following sections is described with respect to CCP2, but is equally applicable to CCP3 through CCP5.

REGISTER 19-1: CCPxCON: CCPx CONTROL REGISTER (CCP2-CCP5 MODULES)

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	DCxB1	DCxB0	CCPxM3 ⁽¹⁾	CCPxM2 ⁽¹⁾	CCPxM1 ⁽¹⁾	CCPxM0 ⁽¹⁾
bit 7							bit 0

Legend:

Legenu.			
R = Readable bit	W = Writable bit	U = Unimplemented bit, rea	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-6	Unimplemented: Read as '0'
bit 5-4	DCxB<1:0>: PWM Duty Cycle bit 1 and bit 0 for CCPx Module bits
	Capture mode:
	Unused.
	Compare mode:
	Unused.
	PWM mode:
	These bits are the two Least Significant bits (bit 1 and bit 0) of the 10-bit PWM duty cycle. The eight Most Significant bits (DCx<9:2>) of the duty cycle are found in CCPRxL.
bit 3-0	CCPxM<3:0>: CCPx Module Mode Select bits ⁽¹⁾
	0000 = Capture/Compare/PWM disabled (resets CCPx module)
	0001 = Reserved
	0010 = Compare mode: toggle output on match (CCPxIF bit is set)
	0011 = Reserved
	0100 = Capture mode: every falling edge or CAN message received (time-stamp) ⁽²⁾ 0101 = Capture mode: every rising edge or CAN message received (time-stamp) ⁽²⁾
	$0101 = Capture mode: every fising edge of CAN message received (time-stamp)(2)0110 = \text{Capture mode: every 4th rising edge or on every fourth CAN message received (time-stamp)(2)$
	0111 = Capture mode: every 16th rising edge or on every 16th CAN message received (time-stamp) ⁽²⁾
	1000 = Compare mode: initialize CCPx pin low; on compare match, force CCPx pin high (CCPxIF bit is set)
	1001 = Compare mode: initialize CCPx pin high; on compare match, force CCPx pin low (CCPxIF bit is set)
	1010 = Compare mode: generate software interrupt on compare match (CCPxIF bit is set, CCPx pin reflects I/O state)
	1011 = Compare mode: Special Event Trigger; reset timer on CCPx match (CCPxIF bit is set)
	11xx = PWM mode
Note 1:	CCPxM<3:0> = 1011 will only reset the timer and not start an A/D conversion on CCPx match.
	Augusta and a second second with a CARCAR (CORCAN (A)) bit Outerides the CORC insut sin

2: Available only on CCP2. Selected by the CANCAP (CIOCON<4>) bit. Overrides the CCP2 input pin source.

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	—	_	C5TSEL	C4TSEL	C3TSEL	C2TSEL	C1TSEL
bit 7							bit 0
Legend:							
R = Readabl	le bit	W = Writable	bit	U = Unimpler	mented bit, rea	d as '0'	
-n = Value at	t POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unk	nown
bit 7-5	Unimplemen	ted: Read as '	0'				
bit 4	C5TSEL: CC	P5 Timer Selec	tion bit				
	0 = CCP5 is	based off of TM	/IR1/TMR2				
	1 = CCP5 is	based off of TN	/IR3/TMR4				
bit 3	C4TSEL: CC	P4 Timer Selec	tion bit				
		based off of TN					
		based off of TN					
bit 2	C3TSEL: CC	P3 Timer Selec	tion bit				
		based off of TN					
	1 = CCP3 is based off of TMR3/TMR4						
bit 1	C2TSEL: CCP2 Timer Selection bit						
	0 = CCP2 is based off of TMR1/TMR2 1 = CCP2 is based off of TMR3/TMR4						
	1 = CCP2 is	based off of TM	/R3/TMR4				
bit 0		P1 Timer Selec					
0 = ECCP1 is based off of TMR1/TMR2 1 = ECCP1 is based off of TMR3/TMR4							
	1 = ECCP1 is	s based off of T	MR3/TMR4				

REGISTER 19-2: CCPTMRS: CCP TIMER SELECT REGISTER

REGISTER 19-3: CCPRxL: CCPx PERIOD LOW BYTE REGISTER

R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
CCPRxL7	CCPRxL6	CCPRxL5	CCPRxL4	CCPRxL3	CCPRxL2	CCPRxL1	CCPRxL0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-0 CCPRxL<7:0>: CCPx Period Register Low Byte bits Capture Mode: Capture register low byte Compare Mode: Compare register low byte PWM Mode: Duty Cycle Buffer register

REGISTER 19-4: CCPRxH: CCPx PERIOD HIGH BYTE REGISTER

R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
CCPRxH7	CCPRxH6	CCPRxH5	CCPRxH4	CCPRxH3	CCPRxH2	CCPRxH1	CCPRxH0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	t, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-0 CCPRxH<7:0>: CCPx Period Register High Byte bits Capture Mode: Capture register high byte Compare Mode: Compare register high byte PWM Mode: Duty Cycle Buffer register

19.1 CCP Module Configuration

Each Capture/Compare/PWM module is associated with a control register (generically, CCPxCON) and a data register (CCPRx). The data register, in turn, is comprised of two 8-bit registers: CCPRxL (low byte) and CCPRxH (high byte). All registers are both readable and writable.

19.1.1 CCP MODULES AND TIMER RESOURCES

The CCP modules utilize Timers, 1 through 4, varying with the selected mode. Various timers are available to the CCP modules in Capture, Compare or PWM modes, as shown in Table 19-1.

TABLE 19-1: CCP MODE – TIMER RESOURCE

CCP Mode	Timer Resource
Capture	Timer1 or Timer3
Compare	Timer of Timers
PWM	Timer2 or Timer4

The assignment of a particular timer to a module is determined by the Timer to CCP enable bits in the CCPTMRS register (see Register 19-2). All of the modules may be active at once and may share the same timer resource if they are configured to operate in the same mode (Capture/Compare or PWM) at the same time.

The CCPTMRS register selects the timers for CCP modules, 2, 3, 4 and 5. The possible configurations are shown in Table 19-2.

TABLE 19-2: TIMER ASSIGNMENTS FOR CCP MODULES 2, 3, 4 AND 5

	CCPTMRS Register										
	CCP2		CCP3			CCP4			CCP5		
C2TSEL	Capture/ Compare Mode	PWM Mode	C3TSEL	C3TSEL Capture/ Compare Mode PWM		C4TSEL Capture/ Compare Mode PWM Mode		C5TSEL	Capture/ Compare Mode	PWM Mode	
0	TMR1	TMR2	0	TMR1	TMR2	0	TMR1	TMR2	0 0	TMR1	TMR2
1	TMR3	TMR4	1	TMR3	TMR4	1	TMR3	TMR4	0 1	TMR3	TMR4

19.1.2 OPEN-DRAIN OUTPUT OPTION

When operating in Output mode (the Compare or PWM modes), the drivers for the CCPx pins can be optionally configured as open-drain outputs. This feature allows the voltage level on the pin to be pulled to a higher level through an external pull-up resistor and allows the output to communicate with external circuits without the need for additional level shifters.

The open-drain output option is controlled by the CCPxOD bits (ODCON<6:2>). Setting the appropriate bit configures the pin for the corresponding module for open-drain operation.

19.2 **Capture Mode**

In Capture mode, the CCPRxH:CCPRxL register pair captures the 16-bit value of the Timer register selected in the CCPTMRS when an event occurs on the CCPx pin. An event is defined as one of the following:

- · Every falling edge
- · Every rising edge
- · Every 4th rising edge
- · Every 16th rising edge
- For CCP2 only, the Capture mode can use Note: the CCP2 input pin as the capture trigger for CCP2 or the input can function as a time-stamp through the CAN module. The CAN module provides the necessary control and trigger signals.

The event is selected by the mode select bits, CCPxM<3:0> (CCPxCON<3:0>). When a capture is made, the interrupt request flag bit, CCPxIF (PIR4<x>), is set; it must be cleared in software. If another capture occurs before the value in CCPRx is read, the old captured value is overwritten by the new captured value.

Figure 19-1 shows the Capture mode block diagram.

Prescaler

÷ 1, 4, 16



FIGURE 19-1:

and 🕈

Edge Detect

19.2.1 CCP PIN CONFIGURATION

In Capture mode, the appropriate CCPx pin should be configured as an input by setting the corresponding TRIS direction bit.

TIMER1/3 MODE SELECTION 19.2.2

For the available timers (1/3) to be used for the capture feature, the used timers must be running in Timer mode or Synchronized Counter mode. In Asynchronous Counter mode, the capture operation may not work.

The timer to be used with each CCP module is selected in the CCPTMRS register. (See Section 19.1.1 "CCP Modules and Timer Resources".)

Details of the timer assignments for the CCP modules are given in Table 19-2.

CCPR4H

TMR1H

TMR1 Enable CCPR4L

TMR1L

Note: This block diagram uses CCP3 and CCP4, and their appropriate timers as an example. For details on all of the CCP modules and their timer assignments, see Table 19-2.

C4TSEL

19.2.3 SOFTWARE INTERRUPT

When the Capture mode is changed, a false capture interrupt may be generated. The user should keep the CCPxIE bit (PIE4<x>) clear to avoid false interrupts and should clear the flag bit, CCPxIF, following any such change in operating mode.

19.2.4 CCP PRESCALER

There are four prescaler settings in Capture mode. They are specified as part of the operating mode selected by the mode select bits (CCPxM<3:0>). Whenever the CCP module is turned off, or the CCP module is not in Capture mode, the prescaler counter is cleared. This means that any Reset will clear the prescaler counter.

Switching from one capture prescaler to another may generate an interrupt. Doing that also will not clear the prescaler counter – meaning the first capture may be from a non-zero prescaler.

Example 19-1 shows the recommended method for switching between capture prescalers. This example also clears the prescaler counter and will not generate the "false" interrupt.

EXAMPLE 19-1: CHANGING BETWEEN CAPTURE PRESCALERS

CLRF (CCPxCON	;	Turn CCP module off
MOVLW 1	NEW_CAPT_PS	;	Load WREG with the
		;	new prescaler mode
		;	value and CCP ON
MOVWF C	CCPxCON	;	Load CCPxCON with
		;	this value

19.2.5 CAN MESSAGE TIME-STAMP (CCP2 ONLY)

For CCP2, only the CAN capture event occurs when a message is received in any of the receive buffers. When configured, the CAN module provides the trigger to the CCP2 module to cause a capture event. This feature is provided to "time-stamp" the received CAN messages.

This feature is enabled by setting the CANCAP bit of the CAN I/O Control register (CIOCON<4>). The message receive signal from the CAN module then takes the place of the events on RC2/CCP2.

If this feature is selected, then four different capture options for CCP2M<3:0> are available:

- 0100 Every time a CAN message is received
- 0101 Every time a CAN message is received
- 0110 Every 4th time a CAN message is received
- 0111 Capture mode, every 16th time a CAN message is received

19.3 Compare Mode

In Compare mode, the 16-bit CCPRx register value is constantly compared against the Timer register pair value selected in the CCPTMR register. When a match occurs, the CCPx pin can be:

- Driven high
- Driven low
- Toggled (high-to-low or low-to-high)
- Unchanged (that is, reflecting the state of the I/O latch)

The action on the pin is based on the value of the mode select bits (CCPxM<3:0>). At the same time, the interrupt flag bit, CCPxIF, is set.

Figure 19-2 gives the Compare mode block diagram

19.3.1 CCP PIN CONFIGURATION

The user must configure the CCPx pin as an output by clearing the appropriate TRIS bit.

Note:	Clearing the CCPxCON register will force
	the corresponding CCPx compare output
	latch (depending on device configuration)
	to the default low level. This is not the
	PORTx data latch.

19.3.2 TIMER1/3 MODE SELECTION

If the CCPx module is using the compare feature in conjunction with any of the Timer1/3 timers, the timers must be running in Timer mode or Synchronized Counter mode. In Asynchronous Counter mode, the compare operation may not work.

Note: Details of the timer assignments for the CCPx modules are given in Table 19-2.

19.3.3 SOFTWARE INTERRUPT MODE

When the Generate Software Interrupt mode is chosen (CCPxM<3:0> = 1010), the CCPx pin is not affected. Only a CCP interrupt is generated, if enabled, and the CCPxIE bit is set.

19.3.4 SPECIAL EVENT TRIGGER

All CCP modules are equipped with a Special Event Trigger. This is an internal hardware signal generated in Compare mode to trigger actions by other modules. The Special Event Trigger is enabled by selecting the Compare Special Event Trigger mode bits (CCPxM<3:0> = 1011).

For either CCPx module, the Special Event Trigger resets the Timer register pair for whichever timer resource is currently assigned as the module's time base. This allows the CCPRx registers to serve as a programmable Period register for either timer.



FIGURE 19-2: COMPARE MODE OPERATION BLOCK DIAGRAM

TABLE 19-3:	REGISTE	RS ASSOC		IH CAPIUR	E, COMPA	KE, HIMER1	/3		
Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	
RCON	IPEN	SBOREN	CM	RI	TO	PD	POR	BOR	
PIR3	_		RC2IF	TX2IF	CTMUIF	CCP2IF	CCP1IF	_	
PIE3	_	_	RC2IE	TX2IE	CTMUIE	CCP2IE	CCP1IE	_	
IPR3	—	—	RC2IP	TX2IP	CTMUIP	CCP2IP	CCP1IP	_	
PIR4	TMR4IF	EEIF	CMP2IF	CMP1IF	_	CCP5IF	CCP4IF	CCP3IF	
PIE4	TMR4IE	EEIE	CMP2IE	CMP1IE	_	CCP5IE	CCP4IE	CCP3IE	
IPR4	TMR4IP	EEIP	CMP2IP	CMP1IP	_	CCP5IP	CCP4IP	CCP3IP	
TRISB	TRISB7	TRISB6	TRISB5	TRISB4	TRISB3	TRISB2	TRISB1	TRISB0	
TRISC	TRISC7	TRISC6	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	
TMR1L	Timer1 Reg	ister Low Byt	e						
TMR1H	Timer1 Reg	ister High By	te						
TMR3L	Timer3 Reg	ister Low Byt	e						
TMR3H	Timer3 Reg	ister High By	te						
T1CON	TMR1CS1	TMR1CS0	T1CKPS1	T1CKPS0	SOSCEN	T1SYNC	RD16	TMR10N	
T3CON	TMR3CS1	TMR3CS0	T3CKPS1	T3CKPS0	SOSCEN	T3SYNC	RD16	TMR3ON	
CCPR2L	Capture/Co	mpare/PWM	Register 2 L	ow Byte					
CCPR2H	Capture/Co	mpare/PWM	Register 2 H	ligh Byte					
CCPR3L	Capture/Co	mpare/PWM	Register 3 L	ow Byte					
CCPR3H	Capture/Co	mpare/PWM	Register 3 H	ligh Byte					
CCPR4L	Capture/Co	mpare/PWM	Register 4 L	ow Byte					
CCPR4H	Capture/Co	mpare/PWM	Register 4 H	ligh Byte					
CCPR5L	Capture/Co	mpare/PWM	Register 5 L	ow Byte					
CCPR5H	Capture/Co	mpare/PWM	Register 5 H	ligh Byte					
CCP2CON	—	—	DC2B1	DC2B0	CCP2M3	CCP2M2	CCP2M1	CCP2M0	
CCP3CON	—	_	DC3B1	DC3B0	CCP3M3	CCP3M2	CCP3M1	CCP3M0	
CCP4CON	—	—	DC4B1	DC4B0	CCP4M3	CCP4M2	CCP4M1	CCP4M0	
CCP5CON	_	_	DC5B1	DC5B0	CCP5M3	CCP5M2	CCP5M1	CCP5M0	
CCPTMRS	_			C5TSEL	C4TSEL	C3TSEL	C2TSEL	C1TSEL	
PMD0	CCP5MD	CCP4MD	CCP3MD	CCP2MD	CCP1MD	UART2MD	UART1MD	SSPMD	
Legend: = unimplemented read as '0' Shaded cells are not used by Capture/Compare or Timer1/3									

TABLE 19-3:	REGISTERS ASSOCIATED WITH CAPTURE, COMPARE, TIMER1/3
-------------	---

Legend: — = unimplemented, read as '0'. Shaded cells are not used by Capture/Compare or Timer1/3.

19.4 PWM Mode

In Pulse-Width Modulation (PWM) mode, the CCPx pin produces up to a 10-bit resolution PWM output. Since the CCPx pin is multiplexed with a PORTC or PORTB data latch, the appropriate TRIS bit must be cleared to make the CCPx pin an output.

Note:	Clearing the CCPxCON register will force								
	the corresponding CCPx output latch								
	(depending on device configuration) to the								
	default low level. This is not the PORTx								
	I/O data latch.								

Figure 19-3 shows a simplified block diagram of the CCPx module in PWM mode.

For a step-by-step procedure on how to set up the CCP module for PWM operation, see **Section 19.4.3** "Setup for PWM Operation".

FIGURE 19-3: SIMPLIFIED PWM BLOCK DIAGRAM



A PWM output (Figure 19-4) has a time base (period) and a time that the output stays high (duty cycle). The frequency of the PWM is the inverse of the period (1/period).

FIGURE 19-4: PWM OUTPUT



19.4.1 PWM PERIOD

The PWM period is specified by writing to the PR2 register. The PWM period can be calculated using the following formula:

EQUATION 19-1:

 $PWM Period = [(PR2) + 1] \cdot 4 \cdot TOSC \cdot (TMR2 Prescale Value)$

PWM frequency is defined as 1/[PWM period].

When TMR2 is equal to PR2, the following three events occur on the next increment cycle:

- TMR2 is cleared
- The CCP4 pin is set (An exception: If PWM duty cycle = 0%, the CCP4 pin will not be set)
- The PWM duty cycle is latched from CCPR4L into CCPR4H



19.4.2 PWM DUTY CYCLE

The PWM duty cycle is specified, to use CCP4 as an example, by writing to the CCPR4L register and to the CCP4CON<5:4> bits. Up to 10-bit resolution is available. The CCPR4L contains the eight MSbs and the CCP4CON<5:4> contains the two LSbs. This 10-bit value is represented by CCPR4L:CCP4CON<5:4>. The following equation is used to calculate the PWM duty cycle in time:

EQUATION 19-2:

PWM Duty Cycle = (CCPR4L:CCP4CON<5:4>) • Tosc • (TMR2 Prescale Value)

CCPR4L and CCP4CON<5:4> can be written to at any time, but the duty cycle value is not latched into CCPR4H until after a match between PR2 and TMR2 occurs (that is, the period is complete). In PWM mode, CCPR4H is a read-only register.

The CCPR4H register and a two-bit internal latch are used to double-buffer the PWM duty cycle. This double-buffering is essential for glitchless PWM operation.

When the CCPR4H and two-bit latch match TMR2, concatenated with an internal two-bit Q clock or two bits of the TMR2 prescaler, the CCP4 pin is cleared.

The maximum PWM resolution (bits) for a given PWM frequency is given by the equation:

EQUATION 19-3:

PWM Resolution (max) =
$$\frac{\log(\frac{FOSC}{FPWM})}{\log(2)}$$
 bits

Note: If the PWM duty cycle value is longer than the PWM period, the CCP4 pin will not be cleared.

TABLE 19-4: EXAMPLE PWM FREQUENCIES AND RESOLUTIONS AT 40 MHz

PWM Frequency	2.44 kHz	9.77 kHz	39.06 kHz	156.25 kHz	312.50 kHz	416.67 kHz
Timer Prescaler (1, 4, 16)	16	4	1	1	1	1
PR2 Value	FFh	FFh	FFh	3Fh	1Fh	17h
Maximum Resolution (bits)	10	10	10	8	7	6.58

19.4.3 SETUP FOR PWM OPERATION

To configure the CCP module for PWM operation, using CCP4 as an example:

- 1. Set the PWM period by writing to the PR2 register.
- 2. Set the PWM duty cycle by writing to the CCPR4L register and CCP4CON<5:4> bits.
- 3. Make the CCP4 pin an output by clearing the appropriate TRIS bit.
- 4. Set the TMR2 prescale value, then enable Timer2 by writing to T2CON.
- 5. Configure the CCP4 module for PWM operation.

TABLE 19-5		[D '' 4	D '' 0
Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF
RCON	IPEN	SBOREN	CM	RI	TO	PD	POR	BOR
PIR3	—	—	RC2IF	TX2IF	CTMUIF	CCP2IF	CCP1IF	—
PIE3	_	_	RC2IE	TX2IE	CTMUIE	CCP2IE	CCP1IE	
IPR3	_	_	RC2IP	TX2IP	CTMUIP	CCP2IP	CCP1IP	_
PIR4	TMR4IF	EEIF	CMP2IF	CMP1IF	—	CCP5IF	CCP4IF	CCP3IF
PIE4	TMR4IE	EEIE	CMP2IE	CMP1IE	—	CCP5IE	CCP4IE	CCP3IE
IPR4	TMR4IP	EEIP	CMP2IP	CMP1IP	—	CCP5IP	CCP4IP	CCP3IP
TRISB	TRISB7	TRISB6	TRISB5	TRISB4	TRISB3	TRISB2	TRISB1	TRISB0
TRISC	TRISC7	TRISC6	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0
TMR2	Timer2 Reg	ister						
TMR4	Timer4 Reg	ister						
PR2	Timer2 Peri	od Register						
PR4	Timer4 Peri	od Register						
T2CON	_	T2OUTPS3	T2OUTPS2	T2OUTPS1	T2OUTPS0	TMR2ON	T2CKPS1	T2CKPS0
T4CON		T4OUTPS3	T4OUTPS2	T4OUTPS1	T4OUTPS0	TMR4ON	T4CKPS1	T4CKPS0
CCPR2L	Capture/Co	mpare/PWM	Register 2 Lo	ow Byte				
CCPR2H	Capture/Co	mpare/PWM	Register 2 H	igh Byte				
CCPR3L	Capture/Co	mpare/PWM	Register 3 Lo	ow Byte				
CCPR3H	Capture/Co	mpare/PWM	Register 3 H	igh Byte				
CCPR4L	Capture/Co	mpare/PWM	Register 4 Lo	ow Byte				
CCPR4H	Capture/Co	mpare/PWM	Register 4 H	igh Byte				
CCPR5L	Capture/Co	mpare/PWM	Register 5 Lo	ow Byte				
CCPR5H	Capture/Co	mpare/PWM	Register 5 H	igh Byte				
CCP2CON	_	_	DC2B1	DC2B0	CCP2M3	CCP2M2	CCP2M1	CCP2M0
CCP3CON	—	_	DC3B1	DC3B0	CCP3M3	CCP3M2	CCP3M1	CCP3M0
CCP4CON	—	_	DC4B1	DC4B0	CCP4M3	CCP4M2	CCP4M1	CCP4M0
CCP5CON	_	_	DC5B1	DC5B0	CCP5M3	CCP5M2	CCP5M1	CCP5M0
CCPTMRS	_	_	—	C5TSEL	C4TSEL	C3TSEL	C2TSEL	C1TSEL
PMD0	CCP5MD	CCP4MD	CCP3MD	CCP2MD	CCP1MD	UART2MD	UART1MD	SSPMD
	- = unimpleme							55PN

TABLE 19-5: REGISTERS ASSOCIATED WITH PWM AND TIMERS

Legend: — = unimplemented, read as '0'. Shaded cells are not used by PWM or Timer2/4.

20.0 ENHANCED CAPTURE/COMPARE/PWM (ECCP) MODULE

PIC18F66K80 family devices have one Enhanced Capture/Compare/PWM (ECCP) module: ECCP1. These modules contain a 16-bit register, which can operate as a 16-bit Capture register, a 16-bit Compare register or a PWM Master/Slave Duty Cycle register. These ECCP modules are upward compatible with CCP

ECCP1 is implemented as standard CCP modules with enhanced PWM capabilities. These include:

- Provision for two or four output channels
- Output Steering modes
- · Programmable polarity
- Programmable dead-band control
- Automatic shutdown and restart

The enhanced features are discussed in detail in Section 20.4 "PWM (Enhanced Mode)".

The ECCP1 module uses the control register, CCP1CON. The control registers, CCP2CON through CCP5CON, are for the modules, CCP2 through CCP5. REGISTER 20-1: CCP1CON: ENHANCED CAPTURE/COMPARE/PWM1 CONTROL

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
P1M1	P1M0	DC1B1	DC1B0	CCP1M3	CCP1M2	CCP1M1	CCP1M0			
bit 7							bit			
Legend:										
R = Readabl	le bit	W = Writable	bit	U = Unimpler	mented bit, read	d as '0'				
-n = Value at	t POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unki	nown			
bit 7-6	P1M<1:0>: E	Enhanced PWM	Output Confi	guration bits						
		: 2> = 00, 01, 10	-	0						
	xx = P1Aa	ssigned as capt	ure/compare	input/output; P ²	1B, P1C and P	1D assigned as	port pins			
	If CCP1M<3:	: <u>2> = 11:</u>								
		output: P1A, P	1B, P1C and	P1D are contro	olled by steerin	g (see Section	20.4.7 "Puls			
		ng Mode")								
		idge output forv								
		ridge output: F ied as port pins		e modulated w	nin dead-band	control; PTC	and PID an			
				nodulated: P1C	is active: P1A	and P1D are in	active			
bit 5-4	 11 = Full-bridge output reverse: P1B is modulated; P1C is active; P1A and P1D are inactive DC1B<1:0>: PWM Duty Cycle bit 1 and bit 0 									
	Capture mode:									
	Unused.									
	Compare mode:									
	Unused.									
	PWM mode:									
		e the two LSbs	of the 10-bit F	WM duty cycle	. The eight MS	bs of the duty c	ycle are found			
	in CCPR1L.									
bit 3-0	CCP1M<3:0	>: ECCP1 Mode	e Select bits							
	0000 = Capture/Compare/PWM off (resets ECCP1 module)									
	0001 = Reserved									
	0010 = Compare mode: Toggle output on match									
	0011 = Capture mode 0100 = Capture mode: Every falling edge									
		oture mode: Eve								
		oture mode: Eve								
		oture mode: Eve								
		npare mode: Ini								
		npare mode: Ini								
		npare mode: Ge npare mode: Tri								
		S CCP1IF bit)	yyei special e			1 WILLS, SLAILS A				
		M mode: P1A a	nd P1C are a	ctive-high: P1B	and P1D are a	active-high				
	1101 = PW	M mode: P1A a	nd P1C are a	ctive-high; P1B	and P1D are a	active-low				
	1110 = PW	M mode: P1A a	nd P1C are a	ctive-low: P1B	and P1D are a	ctive-hiah				

1111 = PWM mode: P1A and P1C are active-low; P1B and P1D are active-low

REGISTER 20-2: CCPTMRS: CCP TIMER SELECT REGISTER

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—	C5TSEL	C4TSEL	C3TSEL	C2TSEL	C1TSEL
bit 7							bit 0

Legend:							
R = Readable bit W = Writable bit		U = Unimplemented bit,	U = Unimplemented bit, read as '0'				
-n = Value	at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown			
bit 7-5	Unimple	mented: Read as '0'					
bit 4	C5TSEL	: CCP5 Timer Selection bit					
	• •••	25 is based off of TMR1/TMR2 25 is based off of TMR3/TMR4					
bit 3	C4TSEL: CCP4 Timer Selection bit						
		24 is based off of TMR1/TMR2 24 is based off of TMR3/TMR4					
bit 2	0 = CCF	: CCP3 Timer Selection bit 23 is based off of TMR1/TMR2 23 is based off of TMR3/TMR4					
bit 1	0 = CCF	: CCP2 Timer Selection bit 22 is based off of TMR1/TMR2 22 is based off of TMR3/TMR4					
bit 0	0 = ECC	: CCP1 Timer Selection bit CP1 is based off of TMR1/TMR CP1 is based off of TMR3/TMR					

In addition to the expanded range of modes available through the CCP1CON and ECCP1AS registers, the ECCP module has two additional registers associated with Enhanced PWM operation and auto-shutdown features. They are:

- ECCP1DEL Enhanced PWM Control
- PSTR1CON Pulse Steering Control

20.1 ECCP Outputs and Configuration

The Enhanced CCP module may have up to four PWM outputs, depending on the selected operating mode. The CCP1CON register is modified to allow control over four PWM outputs: ECCP1/P1A, P1B, P1C and P1D. Applications can use one, two or four of these outputs.

The outputs that are active depend on the ECCP operating mode selected. The pin assignments are summarized in Table 20-2.

To configure the I/O pins as PWM outputs, the proper PWM mode must be selected by setting the P1M<1:0> and CCP1M<3:0> bits. The appropriate TRIS direction bits for the port pins must also be set as outputs.

20.1.1 ECCP MODULE AND TIMER RESOURCES

The ECCP modules use Timers, 1, 2, 3 and 4, depending on the mode selected. These timers are available to CCP modules in Capture, Compare or PWM modes, as shown in Table 20-1.

TABLE 20-1: ECCP MODE – TIMER RESOURCE

ECCP Mode	Timer Resource
Capture	Timer1 or Timer3
Compare	Timer1 or Timer3
PWM	Timer2 or Timer4

The assignment of a particular timer to a module is determined by the Timer to ECCP enable bits in the CCPTMRS register (Register 20-2). The interactions between the two modules are depicted in Figure 20-1. Capture operations are designed to be used when the timer is configured for Synchronous Counter mode. Capture operations may not work as expected if the associated timer is configured for Asynchronous Counter mode.

20.2 Capture Mode

In Capture mode, the CCPR1H:CCPR1L register pair captures the 16-bit value of the TMR1 or TMR3 registers when an event occurs on the corresponding ECCP1 pin. An event is defined as one of the following:

- · Every falling edge
- · Every rising edge
- Every fourth rising edge
- Every 16th rising edge

The event is selected by the mode select bits, CCP1M<3:0> (CCP1CON<3:0>). When a capture is made, the interrupt request flag bit, CCP1IF, is set (PIR3<1>). The flag must be cleared by software. If another capture occurs before the value in the CCPR1H/L register is read, the old captured value is overwritten by the new captured value.

20.2.1 ECCP PIN CONFIGURATION

In Capture mode, the appropriate ECCP1 pin should be configured as an input by setting the corresponding TRIS direction bit.

Note: If the ECCP1 pin is configured as an output, a write to the port can cause a capture condition.

20.2.2 TIMER1/2/3/4 MODE SELECTION

The timers that are to be used with the capture feature (Timer1 2, 3 or 4) must be running in Timer mode or Synchronized Counter mode. In Asynchronous Counter mode, the capture operation may not work. The timer to be used with each ECCP module is selected in the CCPTMRS register (Register 20-2).

20.2.3 SOFTWARE INTERRUPT

When the Capture mode is changed, a false capture interrupt may be generated. The user should keep the CCP1IE interrupt enable bit clear to avoid false interrupts. The interrupt flag bit, CCP1IF, should also be cleared following any such change in operating mode.

20.2.4 ECCP PRESCALER

There are four prescaler settings in Capture mode; they are specified as part of the operating mode selected by the mode select bits (CCP1M<3:0>). Whenever the ECCP module is turned off, or Capture mode is disabled, the prescaler counter is cleared. This means that any Reset will clear the prescaler counter.

Switching from one capture prescaler to another may generate an interrupt. Also, the prescaler counter will not be cleared; therefore, the first capture may be from a non-zero prescaler. Example 20-1 provides the recommended method for switching between capture prescalers. This example also clears the prescaler counter and will not generate the "false" interrupt.

EXAMPLE 20-1: CHANGING BETWEEN CAPTURE PRESCALERS

			Turn ECCP module off
MOVLW	NEW_CAPT_PS	;	Load WREG with the
		;	new prescaler mode
		;	value and ECCP ON
MOVWF	CCP1CON	;	Load ECCP1CON with
		;	this value

FIGURE 20-1: CAPTURE MODE OPERATION BLOCK DIAGRAM



20.3 Compare Mode

In Compare mode, the 16-bit CCPR1 register value is constantly compared against the Timer register pair value selected in the CCPTMR1 register. When a match occurs, the ECCP1 pin can be:

- Driven high
- Driven low
- Toggled (high-to-low or low-to-high)
- Unchanged (that is, reflecting the state of the I/O latch)

The action on the pin is based on the value of the mode select bits (CCP1M<3:0>). At the same time, the interrupt flag bit, CCP1IF, is set.

20.3.1 ECCP PIN CONFIGURATION

Users must configure the ECCP1 pin as an output by clearing the appropriate TRIS bit.

Note:	Clearing the CCP1CON register will force							
	the ECCP1 compare output latch							
	(depending on device configuration) to the							
	default low level. This is not the port I/O							
	data latch.							

20.3.2 TIMER1/2/3/4 MODE SELECTION

Timer1, 2, 3 or 4 must be running in Timer mode or Synchronized Counter mode if the ECCP module is using the compare feature. In Asynchronous Counter mode, the compare operation will not work reliably.

20.3.3 SOFTWARE INTERRUPT MODE

When the Generate Software Interrupt mode is chosen (CCP1M<3:0> = 1010), the ECCP1 pin is not affected; only the CCP1IF interrupt flag is affected.

20.3.4 SPECIAL EVENT TRIGGER

The ECCP module is equipped with a Special Event Trigger. This is an internal hardware signal generated in Compare mode to trigger actions by other modules. The Special Event Trigger is enabled by selecting the Compare Special Event Trigger mode (CCP1M<3:0> = 1011).

The Special Event Trigger resets the Timer register pair for whichever timer resource is currently assigned as the module's time base. This allows the CCPR1 registers to serve as a programmable Period register for either timer.

The Special Event Trigger can also start an A/D conversion. In order to do this, the A/D Converter must already be enabled.





20.4 PWM (Enhanced Mode)

The Enhanced PWM mode can generate a PWM signal on up to four different output pins with up to 10 bits of resolution. It can do this through four different PWM Output modes:

- Single PWM
- Half-Bridge PWM
- Full-Bridge PWM, Forward mode
- Full-Bridge PWM, Reverse mode

To select an Enhanced PWM mode, the P1M bits of the CCP1CON register must be set appropriately.

The PWM outputs are multiplexed with I/O pins and are designated: P1A, P1B, P1C and P1D. The polarity of the PWM pins is configurable and is selected by setting the CCP1M bits in the CCP1CON register appropriately.

Table 20-1provides the pin assignments for eachEnhanced PWM mode.

Figure 20-3 provides an example of a simplified block diagram of the Enhanced PWM module.

Note: To prevent the generation of an incomplete waveform when the PWM is first enabled, the ECCP module waits until the start of a new PWM period before generating a PWM signal.

FIGURE 20-3: EXAMPLE SIMPLIFIED BLOCK DIAGRAM OF THE ENHANCED PWM MODE



Note 1: The TRIS register value for each PWM output must be configured appropriately.2: Any pin not used by an Enhanced PWM mode is available for alternate pin functions.

ECCP Mode	P1M<1:0>	P1A	P1B	P1C	P1D
Single	00	Yes ⁽¹⁾	Yes ⁽¹⁾	Yes ⁽¹⁾	Yes ⁽¹⁾
Half-Bridge	10	Yes	Yes	No	No
Full-Bridge, Forward	01	Yes	Yes	Yes	Yes
Full-Bridge, Reverse	11	Yes	Yes	Yes	Yes

TABLE 20-2: EXAMPLE PIN ASSIGNMENTS FOR VARIOUS PWM ENHANCED MODES

Note 1: Outputs are enabled by pulse steering in Single mode (see Register 20-5).

FIGURE 20-4: EXAMPLE PWM (ENHANCED MODE) OUTPUT RELATIONSHIPS (ACTIVE-HIGH STATE)

	P1M<1:0>	Signal	0	Pulse Width	►	PR2 + 1
			1 1. 1	4	Period	
00	(Single Output)	P1A Modulated		Delay ⁽¹⁾	Delay ⁽¹⁾	
		P1A Modulated				
10	(Half-Bridge)	P1B Modulated				i
		P1A Active				<u> </u>
01	(Full-Bridge,	P1B Inactive			1 1 1	
01	Forward)	P1C Inactive				· · · · · ·
		P1D Modulated	¦		-i	
		P1A Inactive				1 1 1
11	(Full-Bridge,	P1B Modulated	;			
	Reverse)	P1C Active	;			
		P1D Inactive	;		1	

Relationships:

Period = 4 * Tosc * (PR2 + 1) * (TMR2 Prescale Value)
Pulse Width = Tosc * (CCPR1L<7:0>:CCP1CON<5:4>) * (TMR2 Prescale Value)
Delay = 4 * Tosc * (ECCP1DEL<6:0>)

Note 1: Dead-band delay is programmed using the ECCP1DEL register (Section 20.4.6 "Programmable Dead-Band Delay Mode").

			Wid	Period —	
00	(Single Output)	P1A Modulated			
		P1A Modulated	Delay ⁽¹⁾	Delay ⁽¹⁾	
10	(Half-Bridge)	P1B Modulated		í	
		P1A Active			
01	(Full-Bridge, Forward)	P1B Inactive	- <u>;</u>		;
		P1C Inactive		 	
		P1D Modulated	= — <u>į</u>		
		P1A Inactive	 	1 1 1	
11	(Full-Bridge,	P1B Modulated			1 1 1
	Reverse)	P1C Active	— ; — ;		
		P1D Inactive	- <u>-</u> .		I
	 Pulse Width = Tos Delay = 4 * Tosc 		CON<5:4>) * (TMR2 Pre	escale Value) ister (<mark>Section 20.4.6 "Progra</mark> r	nmable Dead-Banc

FIGURE 20-5: EXAMPLE ENHANCED PWM OUTPUT RELATIONSHIPS (ACTIVE-LOW STATE)

20.4.1 HALF-BRIDGE MODE

In Half-Bridge mode, two pins are used as outputs to drive push-pull loads. The PWM output signal is output on the P1A pin, while the complementary PWM output signal is output on the P1B pin (see Figure 20-6). This mode can be used for half-bridge applications, as shown in Figure 20-7, or for full-bridge applications, where four power switches are being modulated with two PWM signals.

In Half-Bridge mode, the programmable dead-band delay can be used to prevent shoot-through current in half-bridge power devices. The value of the P1DC<6:0> bits of the ECCP1DEL register sets the number of instruction cycles before the output is driven active. If the value is greater than the duty cycle, the corresponding output remains inactive during the entire cycle. For more details on the dead-band delay operations, see Section 20.4.6 "Programmable Dead-Band Delay Mode". Since the P1A and P1B outputs are multiplexed with the port data latches, the associated TRIS bits must be cleared to configure P1A and P1B as outputs.



Note 1: At this time, the TMR2 register is equal to the PR2 register.

td = Dead-Band Delay

2: Output signals are shown as active-high.

FIGURE 20-7: EXAMPLE OF HALF-BRIDGE APPLICATIONS



In the Reverse mode, the P1C pin is driven to its active state and the P1B pin is modulated, while the P1A and

P1D pins are driven to their inactive state, as provided

The P1A, P1B, P1C and P1D outputs are multiplexed

with the port data latches. The associated TRIS bits

must be cleared to configure the P1A, P1B, P1C and

20.4.2 FULL-BRIDGE MODE

In Full-Bridge mode, all four pins are used as outputs. An example of a full-bridge application is provided in Figure 20-8.

In the Forward mode, the P1A pin is driven to its active state and the P1D pin is modulated, while the P1B and P1C pins are driven to their inactive state, as provided in Figure 20-9.

FIGURE 20-8: EXAMPLE OF FULL-BRIDGE APPLICATION



Figure 20-9.

P1D pins as outputs.



20.4.2.1 Direction Change in Full-Bridge Mode

In the Full-Bridge mode, the P1M1 bit in the CCP1CON register allows users to control the forward/reverse direction. When the application firmware changes this direction control bit, the module will change to the new direction on the next PWM cycle.

A direction change is initiated in software by changing the P1M1 bit of the CCP1CON register. The following sequence occurs prior to the end of the current PWM period:

- The modulated outputs (P1B and P1D) are placed in their inactive state.
- The associated unmodulated outputs (P1A and P1C) are switched to drive in the opposite direction.
- PWM modulation resumes at the beginning of the next period.

For an illustration of this sequence, see Figure 20-10.

The Full-Bridge mode does not provide a dead-band delay. As one output is modulated at a time, a dead-band delay is generally not required. There is a situation where a dead-band delay is required. This situation occurs when both of the following conditions are true:

- The direction of the PWM output changes when the duty cycle of the output is at or near 100%.
- The turn-off time of the power switch, including the power device and driver circuit, is greater than the turn-on time.

Figure 20-11 shows an example of the PWM direction changing from forward to reverse, at a near 100% duty cycle. In this example, at time, t1, the P1A and P1D outputs become inactive, while the P1C output becomes active. Since the turn-off time of the power devices is longer than the turn-on time, a shoot-through current will flow through power devices, QC and QD (see Figure 20-8), for the duration of 't'. The same phenomenon will occur to power devices, QA and QB, for PWM direction change from reverse to forward.

If changing PWM direction at high duty cycle is required for an application, two possible solutions for eliminating the shoot-through current are:

- Reduce PWM duty cycle for one PWM period before changing directions.
- Use switch drivers that can drive the switches off faster than they can drive them on.

Other options to prevent shoot-through current may exist.

FIGURE 20-10: EXAMPLE OF PWM DIRECTION CHANGE



(1/FOSC) • TMR2 Prescale Value.

FIGURE 20-11: EXAMPLE OF PWM DIRECTION CHANGE AT NEAR 100% DUTY CYCLE



20.4.3 START-UP CONSIDERATIONS

When any PWM mode is used, the application hardware must use the proper external pull-up and/or pull-down resistors on the PWM output pins.

Note:	When the microcontroller is released from Reset, all of the I/O pins are in the
	high-impedance state. The external
	circuits must keep the power switch
	devices in the OFF state until the micro-
	controller drives the I/O pins with the
	proper signal levels or activates the PWM
	output(s).

The CCP1M<1:0> bits of the CCP1CON register allow the user to choose whether the PWM output signals are active-high or active-low for each pair of PWM output pins (P1A/P1C and P1B/P1D). The PWM output polarities must be selected before the PWM pin output drivers are enabled. Changing the polarity configuration while the PWM pin output drivers are enabled is not recommended since it may result in damage to the application circuits.

The P1A, P1B, P1C and P1D output latches may not be in the proper states when the PWM module is initialized. Enabling the PWM pin output drivers at the same time as the Enhanced PWM modes may cause damage to the application circuit. The Enhanced PWM modes must be enabled in the proper Output mode and complete a full PWM cycle before enabling the PWM pin output drivers. The completion of a full PWM cycle is indicated by the TMR2IF or TMR4IF bit of the PIR1 or PIR4 register being set as the second PWM period begins.

20.4.4 ENHANCED PWM AUTO-SHUTDOWN MODE

The PWM mode supports an Auto-Shutdown mode that will disable the PWM outputs when an external shutdown event occurs. Auto-Shutdown mode places the PWM output pins into a predetermined state. This mode is used to help prevent the PWM from damaging the application.

The auto-shutdown sources are selected using the ECCP1AS<2:0> bits (ECCP1AS<6:4>). A shutdown event may be generated by:

- A logic '0' on the pin that is assigned the FLT0 input function
- Comparator C1
- Comparator C2
- · Setting the ECCP1ASE bit in firmware

A shutdown condition is indicated by the ECCP1ASE (Auto-Shutdown Event Status) bit (ECCP1AS<7>). If the bit is a '0', the PWM pins are operating normally. If the bit is a '1', the PWM outputs are in the shutdown state.

When a shutdown event occurs, two things happen:

- The ECCP1ASE bit is set to '1'. The ECCP1ASE will remain set until cleared in firmware or an auto-restart occurs. (See Section 20.4.5 "Auto-Restart Mode".)
- The enabled PWM pins are asynchronously placed in their shutdown states. The PWM output pins are grouped into pairs (P1A/P1C) and (P1B/P1D). The state of each pin pair is determined by the PSS1ACx and PSS1BDx bits (ECCP1AS<3:2> and <1:0>, respectively).

Each pin pair may be placed into one of three states:

- Drive logic '1'
- Drive logic '0'
- Tri-state (high-impedance)

REGISTER 20-3: ECCP1AS: ECCP1 AUTO-SHUTDOWN CONTROL REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
ECCP1ASE	ECCP1AS2	ECCP1AS1	ECCP1AS0	PSS1AC1	PSS1AC0	PSS1BD1	PSS1BD0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7	ECCP1ASE: ECCP Auto-Shutdown Event Status bit
	 1 = A shutdown event has occurred; ECCP outputs are in a shutdown state 0 = ECCP outputs are operating
bit 6-4	ECCP1AS<2:0>: ECCP Auto-Shutdown Source Select bits
	000 = Auto-shutdown is disabled
	001 = Comparator C1OUT output is high
	010 = Comparator C2OUT output is high
	011 = Either Comparator C1OUT or C2OUT is high 100 = VI∟ on FLT0 pin
	101 = Vi∟ on FLT0 pin 101 = Vi∟ on FLT0 pin or Comparator C1OUT output is high
	110 = Vi∟ on FLT0 pin or Comparator C2OUT output is high
	111 = VIL on FLT0 pin or Comparator C10UT or Comparator C20UT is high
bit 3-2	PSS1AC<1:0>: P1A and P1C Pins Shutdown State Control bits
	00 = Drive pins, P1A and P1C, to '0'
	01 = Drive pins, P1A and P1C, to '1'
	1x = Pins, P1A and P1C, tri-state
bit 1-0	PSS1BD<1:0>: P1B and P1D Pins Shutdown State Control bits
	00 = Drive pins, P1B and P1D, to '0'
	01 = Drive pins, P1B and P1D, to '1'
	1x = Pins, P1B and P1D, tri-state
Note 1:	The auto-shutdown condition is a level-based signal, not an edge-based signal. As long as the level is
	present, the auto-shutdown will persist.
2:	Writing to the ECCP1ASE bit is disabled while an auto-shutdown condition persists.
3:	Once the auto-shutdown condition has been removed and the PWM restarted (either through firmware or
	auto-restart), the PWM signal will always restart at the beginning of the next PWM period.





20.4.5 AUTO-RESTART MODE

The Enhanced PWM can be configured to automatically restart the PWM signal once the auto-shutdown condition has been removed. Auto-restart is enabled by setting the P1RSEN bit (ECCP1DEL<7>).

If auto-restart is enabled, the ECCP1ASE bit will remain set as long as the auto-shutdown condition is active. When the auto-shutdown condition is removed, the ECCP1ASE bit will be cleared via hardware and normal operation will resume. The module will wait until the next PWM period begins, however, before re-enabling the output pin. This behavior allows the auto-shutdown with auto-restart features to be used in applications based on current mode of PWM control.

FIGURE 20-13: PWM AUTO-SHUTDOWN WITH AUTO-RESTART ENABLED (P1RSEN = 1)



20.4.6 PROGRAMMABLE DEAD-BAND DELAY MODE

In half-bridge applications, where all power switches are modulated at the PWM frequency, the power switches normally require more time to turn off than to turn on. If both the upper and lower power switches are switched at the same time (one turned on and the other turned off), both switches may be on for a short period until one switch completely turns off. During this brief interval, a very high current (shoot-through current) will flow through both power switches, shorting the bridge supply. To avoid this potentially destructive shoot-through current from flowing during switching, turning on either of the power switches is normally delayed to allow the other switch to completely turn off.

In Half-Bridge mode, a digitally programmable dead-band delay is available to avoid shoot-through current from destroying the bridge power switches. The delay occurs at the signal transition from the non-active state to the active state. For an illustration, see Figure 20-14. The lower seven bits of the associated ECCP1DEL register (Register 20-4) set the delay period in terms of microcontroller instruction cycles (TcY or 4 Tosc).



FIGURE 20-15: EXAMPLE OF HALF-BRIDGE APPLICATIONS



REGISTER 20-4: ECCP1DEL: ENHANCED PWM CONTROL REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
P1RSEN	P1DC6	P1DC5	P1DC4	P1DC3	P1DC2	P1DC1	P1DC0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7 P1RSEN: PWM Restart Enable bit

- 1 = Upon auto-shutdown, the ECCP1ASE bit clears automatically once the shutdown event goes away; the PWM restarts automatically
- 0 = Upon auto-shutdown, ECCP1ASE must be cleared by software to restart the PWM

bit 6-0

P1DC<6:0>: PWM Delay Count bits

P1DCn = Number of Fosc/4 (4 * Tosc) cycles between the scheduled time when a PWM signal **should** transition active and the **actual** time it does transition active.

20.4.7 PULSE STEERING MODE

In Single Output mode, pulse steering allows any of the PWM pins to be the modulated signal. Additionally, the same PWM signal can simultaneously be available on multiple pins.

Once the Single Output mode is selected (CCP1M<3:2> = 11 and P1M<1:0> = 00 of the CCP1CON register), the user firmware can bring out the same PWM signal to one, two, three or four output pins by setting the appropriate STR<D:A> bits (PSTR1CON<3:0>), as provided in Table 20-2.

Note: The associated TRIS bits must be set to output ('0') to enable the pin output driver in order to see the PWM signal on the pin.

While the PWM Steering mode is active, the CCP1M<1:0> bits (CCP1CON<1:0>) select the PWM output polarity for the P1<D:A> pins.

The PWM auto-shutdown operation also applies to the PWM Steering mode, as described in Section 20.4.4 "Enhanced PWM Auto-shutdown mode". An auto-shutdown event will only affect pins that have PWM outputs enabled.

REGISTER 20-5: PSTR1CON: PULSE STEERING CONTROL⁽¹⁾

bit 7							bit 0
CMPL1	CMPL0	—	STRSYNC	STRD	STRC	STRB	STRA
R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-1

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-6	CMPL<1:0>: Complementary Mode Output Assignment Steering Sync bits
	00 = See STR < D:A
	01 = PA and PB are selected as the complementary output pair
	10 = PA and PC are selected as the complementary output pair
6:4 <i>5</i>	11 = PA and PD are selected as the complementary output pair
bit 5	Unimplemented: Read as '0'
bit 4	STRSYNC: Steering Sync bit
	1 = Output steering update occurs on the next PWM period
	0 = Output steering update occurs at the beginning of the instruction cycle boundary
bit 3	STRD: Steering Enable bit D
	1 = P1D pin has the PWM waveform with polarity control from CCP1M<1:0>
	0 = P1D pin is assigned to port pin
bit 2	STRC: Steering Enable bit C
	1 = P1C pin has the PWM waveform with polarity control from CCP1M<1:0>
	0 = P1C pin is assigned to port pin
bit 1	STRB: Steering Enable bit B
	1 = P1B pin has the PWM waveform with polarity control from CCP1M<1:0>
	0 = P1B pin is assigned to port pin
bit 0	STRA: Steering Enable bit A
	1 = P1A pin has the PWM waveform with polarity control from CCP1M<1:0>
	0 = P1A pin is assigned to port pin
Note 1:	The PWM Steering mode is available only when the CCP1CON register bits, CCP1M<3:2> = 11 and
NOLE I.	The investigation of the statistic only when the Control register bits, Control 100, 22 - 11 and

P1M<1:0> = 00.





20.4.7.1 Steering Synchronization

The STRSYNC bit of the PSTR1CON register gives the user two choices for when the steering event will happen. When the STRSYNC bit is '0', the steering event will happen at the end of the instruction that writes to the PSTR1CON register. In this case, the output signal at the P1<D:A> pins may be an incomplete PWM waveform. This operation is useful when the user firmware needs to immediately remove a PWM signal from the pin.

When the STRSYNC bit is '1', the effective steering update will happen at the beginning of the next PWM period. In this case, steering on/off the PWM output will always produce a complete PWM waveform.

Figures 20-17 and 20-18 illustrate the timing diagrams of the PWM steering depending on the STRSYNC setting.

FIGURE 20-17: EXAMPLE OF STEERING EVENT AT END OF INSTRUCTION (STRSYNC = 0)



FIGURE 20-18: EXAMPLE OF STEERING EVENT AT BEGINNING OF INSTRUCTION (STRSYNC = 1)



20.4.8 OPERATION IN POWER-MANAGED MODES

In Sleep mode, all clock sources are disabled. Timer2/4 will not increment and the state of the module will not change. If the ECCP1 pin is driving a value, it will continue to drive that value. When the device wakes up, it will continue from this state. If Two-Speed Start-ups are enabled, the initial start-up frequency from HF-INTOSC and the postscaler may not be stable immediately.

In PRI_IDLE mode, the primary clock will continue to clock the ECCP1 module without change.

20.4.8.1 Operation with Fail-Safe Clock Monitor (FSCM)

If the Fail-Safe Clock Monitor (FSCM) is enabled, a clock failure will force the device into the power-managed RC_RUN mode and the OSCFIF bit of the PIR2 register will be set. The ECCP1 will then be clocked from the internal oscillator clock source, which may have a different clock frequency than the primary clock.

20.4.9 EFFECTS OF A RESET

Both Power-on Reset and subsequent Resets will force all ports to Input mode and the ECCP registers to their Reset states.

This forces the ECCP module to reset to a state compatible with previous, non-enhanced CCP modules used on other PIC18 and PIC16 devices.

TABLE 20-	TABLE 20-3: REGISTERS ASSOCIATED WITH ECCP1 MODULE AND TIMER1/2/3/4										
File Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0			
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF			
RCON	IPEN	SBOREN	CM	RI	TO	PD	POR	BOR			
PIR3	_	—	RC2IF	TX2IF	CTMUIF	CCP2IF	CCP1IF	_			
PIE3	_	—	RC2IE	TX2IE	CTMUIE	CCP2IE	CCP1IE	_			
IPR3	—	_	RC2IP	TX2IP	CTMUIP	CCP2IP	CCP1IP	_			
PIR4	TMR4IF	EEIF	CMP2IF	CMP1IF	_	CCP5IF	CCP4IF	CCP3IF			
PIE4	TMR4IE	EEIE	CMP2IE	CMP1IE	_	CCP5IE	CCP4IE	CCP3IE			
IPR4	TMR4IP	EEIP	CMP2IP	CMP1IP	—	CCP5IP	CCP4IP	CCP3IP			
TRISB	TRISB7	TRISB6	TRISB5	TRISB4	TRISB3	TRISB2	TRISB1	TRISB0			
TRISC	TRISC7	TRISC6	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0			
TRISE ⁽¹⁾	TRISE7	TRISE6	TRISE5	TRISE4	_	TRISE2	TRISE1	TRISE0			
TMR1H	Timer1 Register	High Byte									
TMR1L	Timer1 Register Low Byte										
TMR2	Timer2 Register										
TMR3H	Timer3 Register	High Byte									
TMR3L	Timer3 Register	Low Byte									
TMR4	Timer4 Register										
PR2	Timer2 Period R	Register									
PR4	Timer4 Period R	Register									
T1CON	TMR1CS1	TMR1CS0	T1CKPS1	T1CKPS0	SOSCEN	T1SYNC	RD16	TMR10N			
T2CON	—	T2OUTPS3	T2OUTPS2	T2OUTPS1	T2OUTPS0	TMR2ON	T2CKPS1	T2CKPS0			
T3CON	TMR3CS1	TMR3CS0	T3CKPS1	T3CKPS0	SOSCEN	T3SYNC	RD16	TMR3ON			
T4CON	_	T4OUTPS3	T4OUTPS2	T4OUTPS1	T4OUTPS0	TMR4ON	T4CKPS1	T4CKPS0			
CCPR1H	Capture/Compare/PWM Register 1 High Byte										
CCPR1L	Capture/Compare/PWM Register 1 Low Byte										
CCPR2H	Capture/Compa	re/PWM Regis	ster 2 High By	e							
CCPR2L	Capture/Compare/PWM Register 2 Low Byte										
CCPR3H	Capture/Compa	re/PWM Regis	ster 3 High By	e							
CCPR3L	Capture/Compa	re/PWM Regis	ster 3 Low Byte	е							
CCP1CON	P1M1	P1M0	DC1B1	DC1B0	CCP1M3	CCP1M2	CCP1M1	CCP1M0			
CCP2CON	—	—	DC2B1	DC2B0	CCP2M3	CCP2M2	CCP2M1	CCP2M0			
CCP3CON		_	DC3B1	DC3B0	CCP3M3	CCP3M2	CCP3M1	CCP3M0			
CCPTMRS	_	_	_	C5TSEL	C4TSEL	C3TSEL	C2TSEL	C1TSEL			
ECCP1AS	ECCP1ASE	ECCP1AS2	ECCP1AS1	ECCP1AS0	PSS1AC1	PSS1AC0	PSS1BD1	PSS1BD0			
ECCP1AS ECCP1DEL	ECCP1ASE P1RSEN	ECCP1AS2 P1DC6	ECCP1AS1 P1DC5	ECCP1AS0 P1DC4	PSS1AC1 P1DC3	PSS1AC0 P1DC2	PSS1BD1 P1DC1	PSS1BD0 P1DC0			

Note 1: Unimplemented on devices with a program memory of 32 Kbytes (PIC18F25K80 and PIC18F46K80).

21.0 MASTER SYNCHRONOUS SERIAL PORT (MSSP) MODULE

21.1 Master SSP (MSSP) Module Overview

The Master Synchronous Serial Port (MSSP) module is a serial interface, useful for communicating with other peripheral or microcontroller devices. These peripheral devices may be devices such as serial EEPROMs, shift registers, display drivers and A/D Converters. The MSSP module can operate in either of two modes:

- Serial Peripheral Interface (SPI)
- Inter-Integrated Circuit (I²C[™])
 - Full Master mode
 - Slave mode (with general address call)

The $\mathrm{I}^2\mathrm{C}$ interface supports the following modes in hardware:

- Master mode
- · Multi-Master mode
- Slave mode with 5-bit and 7-bit address masking (with address masking for both 10-bit and 7-bit addressing)

21.2 Control Registers

The MSSP module has three associated control registers. These include a status register (SSPSTAT) and two control registers (SSPCON1 and SSPCON2). The use of these registers and their individual configuration bits differ significantly depending on whether the MSSP module is operated in SPI or I^2C mode.

Additional details are provided under the individual sections.

21.3 SPI Mode

The SPI mode allows 8 bits of data to be synchronously transmitted and received simultaneously. All four modes of SPI are supported. To accomplish communication, typically three pins are used:

- Serial Data Out (SDO) RC5/SDO
- Serial Data In (SDI) RC4/SDA/SDI
- Serial Clock (SCK) RC3/REF0/SCL/SCK

Additionally, a fourth pin may be used when in a Slave mode of operation:

 Slave Select (SS) – RA5/AN4/C2INB/ HLVDIN/T1CKI/SS/CTMU1

Figure 21-1 shows the block diagram of the MSSP module when operating in SPI mode.

FIGURE 21-1:

MSSP BLOCK DIAGRAM (SPI MODE)



21.3.1 REGISTERS

The MSSP module has four registers for SPI mode operation. These are:

- MSSP Control Register 1 (SSPCON1)
- MSSP Status Register (SSPSTAT)
- Serial Receive/Transmit Buffer Register (SSPBUF)
- MSSP Shift Register (SSPSR) Not directly accessible

SSPCON1 and SSPSTAT are the control and status registers in SPI mode operation. The SSPCON1 register is readable and writable. The lower 6 bits of the SSPSTAT are read-only. The upper two bits of the SSPSTAT are read/write.

SSPSR is the shift register used for shifting data in or out. SSPBUF is the buffer register to which data bytes are written to or read from.

In receive operations, SSPSR and SSPBUF together, create a double-buffered receiver. When SSPSR receives a complete byte, it is transferred to SSPBUF and the SSPIF interrupt is set.

During transmission, the SSPBUF is not double-buffered. A write to SSPBUF will write to both SSPBUF and SSPSR.

REGISTER 21-1: SSPSTAT: MSSP STATUS REGISTER (SPI MODE)

				``	,		
R/W-0	R/W-0	R-0	R-0	R-0	R-0	R-0	R-0
SMP	CKE ⁽¹⁾	D/A	Р	S	R/W	UA	BF
bit 7							bit (
Legend:							
R = Readable bit		W = Writable bit		U = Unimplemented bit, read as '0'			
-n = Value at POR		'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown	
bit 7	SMP: Sample bit						
	SPI Master mode:						
	 1 = Input data is sampled at the end of data output time 0 = Input data is sampled at the middle of data output time 						
	SPI Slave mode:						
	SMP must be cleared when SPI is used in Slave mode.						
bit 6	CKE: SPI Clock Select bit ⁽¹⁾						
	1 = Transmit occurs on transition from active to Idle clock state						
	0 = Transmit occurs on transition from Idle to active clock state						
bit 5	D/A: Data/Address bit						
	Used in I ² C™ mode only.						
bit 4	P: Stop bit						
	Used in I ² C mode only. This bit is cleared when the MSSP module is disabled; SSPEN is cleared.						
bit 3	S: Start bit						
	Used in I ² C mode only.						
bit 2	R/W: Read/Write Information bit						
	Used in I ² C mode only.						
bit 1	UA: Update Address bit						
	Used in I ² C mode only.						
bit 0	BF: Buffer Full Status bit (Receive mode only)						
	 = Receive is complete, SSPBUF is full = Receive is not complete, SSPBUF is empty 						
	0 = Receive	is not complete	, JOPBUT IS (empty			
Note 1: P	olarity of clock	state is set by the	he CKP bit (S	SPCON1<4>).			

Note 1: Polarity of clock state is set by the CKP bit (SSPCON1<4>).
REGISTER 21-2: SSPCON1: MSSP CONTROL REGISTER 1 (SPI MODE)

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
WCOL	SSPOV ⁽¹⁾	SSPEN ⁽²⁾	CKP	SSPM3 ⁽³⁾	SSPM2 ⁽³⁾	SSPM1 ⁽³⁾	SSPM0 ⁽³⁾
bit 7							bit (
Legend:			.,				
R = Reada		W = Writable b	Dit	-	nented bit, rea		
-n = Value	at POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	IOWN
bit 7	WCOL: Write	Collision Detec	t bit				
	software)	written while	it is still transm	itting the previ	ous word (mus	t be cleared i
	0 = No collisi						
bit 6		eive Overflow Ir	dicator bit				
	$\frac{SPI Slave model}{1 = A pew by}$		hilo tho SSPF	BUF register is s	till holding the	previous data. Il	n case of over
				flow can only oc			
				ta, to avoid settir			
	0 = No overfl	•	0		0		,
bit 5	SSPEN: Mas	ter Synchronou	s Serial Port I	Enable bit ⁽²⁾			
				SCK, SDO, SD these pins as I		erial port pins	
bit 4	CKP: Clock F	olarity Select b	t				
	1 = Idle state	for clock is a high	gh level				
	0 = Idle state	for clock is a lo	w level				
bit 3-0	SSPM<3:0>:	Master Synchro	onous Serial I	Port Mode Selec	ct bits ⁽³⁾		
		laster mode: clo					
				$\frac{\overline{SS}}{\overline{SS}}$ pin control		an be used as l	/O pin
				SS pin control	enabled		
		laster mode: clo laster mode: clo					
		laster mode: clo					
		laster mode: clo		0			
Note 1:	In Master mode, t writing to the SSF		is not set sind	ce each new rec	eption (and tra	ansmission) is i	nitiated by
э.	When enabled th	Ũ	n nronerly c	onfigured as inn	ute or outpute		

- 2: When enabled, these pins must be properly configured as inputs or outputs.
- **3:** Bit combinations not specifically listed here are either reserved or implemented in I^2C mode only.

21.3.2 OPERATION

When initializing the SPI, several options need to be specified. This is done by programming the appropriate control bits (SSPCON1<5:0> and SSPSTAT<7:6>). These control bits allow the following to be specified:

- Master mode (SCK is the clock output)
- Slave mode (SCK is the clock input)
- Clock Polarity (Idle state of SCK)
- Data Input Sample Phase (middle or end of data output time)
- Clock Edge (output data on rising/falling edge of SCK)
- Clock Rate (Master mode only)
- · Slave Select mode (Slave mode only)

The MSSP module consists of a Transmit/Receive Shift register (SSPSR) and a Buffer register (SSPBUF). The SSPSR shifts the data in and out of the device, MSb first. The SSPBUF holds the data that was written to the SSPSR until the received data is ready. Once the 8 bits of data have been received, that byte is moved to the SSPBUF register. Then, the Buffer Full detect bit, BF (SSPSTAT<0>), and the interrupt flag bit, SSPIF, are set. This double-buffering of the received data (SSPBUF) allows the next byte to start reception before reading the data that was just received. Any write to the SSPBUF register during transmission/reception of data will be ignored and the Write Collision Detect bit, WCOL (SSPCON1<7>), will be set. User software must clear the WCOL bit so that it can be determined if the following write(s) to the SSPBUF register completed successfully.

When the application software is expecting to receive valid data, the SSPBUF should be read before the next byte of data to transfer is written to the SSPBUF. The Buffer Full bit, BF (SSPSTAT<0>), indicates when SSPBUF has been loaded with the received data (transmission is complete). When the SSPBUF is read, the BF bit is cleared. This data may be irrelevant if the SPI is only a transmitter. Generally, the MSSP interrupt is used to determine when the transmission/reception has completed. If the interrupt method is not going to be used, then software polling can be done to ensure that a write collision does not occur. Example 21-1 shows the loading of the SSPBUF (SSPSR) for data transmission.

The SSPSR is not directly readable or writable and can only be accessed by addressing the SSPBUF register. Additionally, the SSPSTAT register indicates the various status conditions.

21.3.3 OPEN-DRAIN OUTPUT OPTION

The drivers for the SDO output and SCK clock pins can be optionally configured as open-drain outputs. This feature allows the voltage level on the pin to be pulled to a higher level through an external pull-up resistor, and allows the output to communicate with external circuits without the need for additional level shifters. For more information, see Section 11.1.3 "Open-Drain Outputs".

The open-drain output option is controlled by the SSPOD bit (ODCON<7>). Setting the SSPOD bit configures the SDO and SCK pins for open-drain operation.

EXAMPLE 21-1: LOADING THE SSPBUF (SSPSR) REGISTER

LOOP	BTFSS BRA MOVF	SSPSTAT, BF LOOP SSPBUF, W	<pre>;Has data been received (transmit complete)? ;No ;WREG reg = contents of SSPBUF</pre>
	MOVWF	RXDATA	;Save in user RAM, if data is meaningful
	MOVF MOVWF	TXDATA, W SSPBUF	;W reg = contents of TXDATA ;New data to xmit

21.3.4 **ENABLING SPI I/O**

To enable the serial port, MSSP Enable bit, SSPEN (SSPCON1<5>), must be set. To reset or reconfigure SPI mode, clear the SSPEN bit, reinitialize the SSPCON registers and then set the SSPEN bit. This configures the SDI, SDO, SCK and SS pins as serial port pins. For the pins to behave as the serial port function, some must have their data direction bits (in the TRIS register) appropriately programmed as follows:

- · SDI is automatically controlled by the SPI module
- SDO must have the TRISC<5> bit cleared
- SCK (Master mode) must have the TRISC<3> bit cleared
- SCK (Slave mode) must have the TRISC<3> bit set
- SS must have the TRISA<5> bit set

Any serial port function that is not desired may be overridden by programming the corresponding Data Direction (TRIS) register to the opposite value.

21.3.5 TYPICAL CONNECTION

Figure 21-2 shows a typical connection between two microcontrollers. The master controller (Processor 1) initiates the data transfer by sending the SCK signal. Data is shifted out of both shift registers on their programmed clock edge and latched on the opposite edge of the clock. Both processors should be programmed to the same Clock Polarity (CKP), then both controllers would send and receive data at the same time. Whether the data is meaningful (or dummy data) depends on the application software. This leads to three scenarios for data transmission:

- · Master sends data Slave sends dummy data
- Master sends data Slave sends data
- · Master sends dummy data Slave sends data



FIGURE 21-2: SPI MASTER/SLAVE CONNECTION

21.3.6 MASTER MODE

The master can initiate the data transfer at any time because it controls the SCK. The master determines when the slave (Processor 1, Figure 21-2) is to broadcast data by the software protocol.

In Master mode, the data is transmitted/received as soon as the SSPBUF register is written to. If the SPI is only going to receive, the SDO output could be disabled (programmed as an input). The SSPSR register will continue to shift in the signal present on the SDI pin at the programmed clock rate. As each byte is received, it will be loaded into the SSPBUF register as if a normal received byte (interrupts and status bits appropriately set). This could be useful in receiver applications as a "Line Activity Monitor" mode.

The clock polarity is selected by appropriately programming the CKP bit (SSPCON1<4>). This then, would give waveforms for SPI communication as

shown in Figure 21-3, Figure 21-5 and Figure 21-6, where the MSB is transmitted first. In Master mode, the SPI clock rate (bit rate) is user-programmable to be one of the following:

- Fosc/4 (or Tcy)
- Fosc/16 (or 4 Tcy)
- Fosc/64 (or 16 Tcy)
- Timer2 output/2

This allows a maximum data rate (at 64 MHz) of 16 Mbps.

Figure 21-3 shows the waveforms for Master mode. When the CKE bit is set, the SDO data is valid before there is a clock edge on SCK. The change of the input sample is shown based on the state of the SMP bit. The time when the SSPBUF is loaded with the received data is shown.



FIGURE 21-3: SPI MODE WAVEFORM (MASTER MODE)

21.3.7 SLAVE MODE

In Slave mode, the data is transmitted and received as the external clock pulses appear on SCK. When the last bit is latched, the SSPIF interrupt flag bit is set.

While in Slave mode, the external clock is supplied by the external clock source on the SCK pin. This external clock must meet the minimum high and low times as specified in the electrical specifications.

While in Sleep mode, the slave can transmit/receive data. When a byte is received, the device can be configured to wake-up from Sleep.

21.3.8 SLAVE SELECT SYNCHRONIZATION

The \overline{SS} pin allows a Synchronous Slave mode. The SPI must be in Slave mode with the \overline{SS} pin control enabled (SSPCON1<3:0> = 04h). When the \overline{SS} pin is low, transmission and reception are enabled and the SDO pin is driven. When the \overline{SS} pin goes high, the SDO pin is no longer driven, even if in the middle of a

transmitted byte, and becomes a floating output. External pull-up/pull-down resistors may be desirable depending on the application.

- Note 1: When the SPI is in Slave mode, with \overline{SS} pin control enabled (SSPCON1<3:0> = 0100), the SPI module will reset if the \overline{SS} pin is set to VDD.
 - 2: If the SPI is used in Slave mode, with CKE set, then the SS pin control must be enabled.

When the SPI module resets, the bit counter is forced to '0'. This can be done by either forcing the \overline{SS} pin to a high level or clearing the SSPEN bit.

To emulate two-wire communication, the SDO pin can be connected to the SDI pin. When the SPI needs to operate as a receiver, the SDO pin can be configured as an input. This disables transmissions from the SDO. The SDI can always be left as an input (SDI function) since it cannot create a bus conflict.







FIGURE 21-6: SPI MODE WAVEFORM (SLAVE MODE WITH CKE = 1)



21.3.9 OPERATION IN POWER-MANAGED MODES

In SPI Master mode, module clocks may be operating at a different speed than when in full-power mode; in the case of the Sleep mode, all clocks are halted.

In Idle modes, a clock is provided to the peripherals. That clock can be from the primary clock source, the secondary clock (SOSC oscillator) or the INTOSC source. See Section 3.3 "Clock Sources and Oscillator Switching" for additional information.

In most cases, the speed that the master clocks SPI data is not important; however, this should be evaluated for each system.

If MSSP interrupt is enabled, it can wake the controller from Sleep mode, or one of the Idle modes, when the master completes sending data. If an exit from Sleep or Idle mode is not desired, MSSP interrupts should be disabled.

If the Sleep mode is selected, all module clocks are halted and the transmission/reception will remain in that state until the device wakes. After the device returns to Run mode, the module will resume transmitting and receiving data.

In SPI Slave mode, the SPI Transmit/Receive Shift register operates asynchronously to the device. This allows the device to be placed in any power-managed mode and data to be shifted into the SPI Transmit/Receive Shift register. When all 8 bits have been received, the MSSP interrupt flag bit will be set, and if enabled, will wake the device.

21.3.10 EFFECTS OF A RESET

A Reset disables the MSSP module and terminates the current transfer.

21.3.11 BUS MODE COMPATIBILITY

Table 21-1 shows the compatibility between the standard SPI modes, and the states of the CKP and CKE control bits.

Standard SPI Mode	Control Bits State			
Terminology	СКР	CKE		
0, 0	0	1		
0, 1	0	0		
1, 0	1	1		
1, 1	1	0		

TABLE 21-1: SPI BUS MODES

There is also an SMP bit which controls when the data is sampled.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF
PIR1	PSPIF	ADIF	RC1IF	TX1IF	SSPIF	TMR1GIF	TMR2IF	TMR1IF
PIE1	PSPIE	ADIE	RC1IE	TX1IE	SSPIE	TMR1GIE	TMR2IE	TMR1IE
IPR1	PSPIP	ADIP	RC1IP	TX1IP	SSPIP	TMR1GIP	TMR2IP	TMR1IP
TRISA	TRISA7	TRISA6	TRISA5	_	TRISA3	TRISA2	TRISA1	TRISA0
TRISC	TRISC7	TRISC6	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0
SSPBUF	MSSP Rece	eive Buffer/Tra	ansmit Regis	ter				
SSPCON1	WCOL	SSPOV	SSPEN	CKP	SSPM3	SSPM2	SSPM1	SSPM0
SSPSTAT	SMP	CKE	D/Ā	Р	S	R/W	UA	BF
ODCON	SSPOD	CCP5OD	CCP4OD	CCP3OD	CCP2OD	CCP10D	U2OD	U10D
PMD0	CCP5MD	CCP4MD	CCP3MD	CCP2MD	CCP1MD	UART2MD	UART1MD	SSPMD

TABLE 21-2: REGISTERS ASSOCIATED WITH SPI OPERATION

Legend: Shaded cells are not used by the MSSP module in SPI mode.

21.4 I²C Mode

The MSSP module in I^2C mode fully implements all master and slave functions (including general call support), and provides interrupts on Start and Stop bits in hardware to determine a free bus (multi-master function). The MSSP module implements the standard mode specifications, as well as 7-bit and 10-bit addressing.

Two pins are used for data transfer:

- Serial Clock (SCL) RC3/REFO/SCL/SCK
- Serial Data (SDA) RC4/SDA/SDI

The user must configure these pins as inputs by setting the associated TRIS bits.

FIGURE 21-7: MSSP BLOCK DIAGRAM (I²C™ MODE)



21.4.1 REGISTERS

The MSSP module has seven registers for ${\rm I}^2{\rm C}$ operation. These are:

- MSSP Control Register 1 (SSPCON1)
- MSSP Control Register 2 (SSPCON2)
- MSSP Status Register (SSPSTAT)
- Serial Receive/Transmit Buffer Register (SSPBUF)
- MSSP Shift Register (SSPSR) Not directly accessible
- MSSP Address Register (SSPADD)
- I²C Slave Address Mask Register (SSPMSK)

SSPCON1, SSPCON2 and SSPSTAT are the control and status registers in I²C mode operation. The SSPCON1 and SSPCON2 registers are readable and writable. The lower 6 bits of the SSPSTAT are read-only. The upper two bits of the SSPSTAT are read/write.

SSPSR is the shift register used for shifting data in or out. SSPBUF is the buffer register to which data bytes are written to or read from.

SSPADD contains the slave device address when the MSSP is configured in I²C Slave mode. When the MSSP is configured in Master mode, all eight bits of SSPADD act as the Baud Rate Generator reload value.

SSPMSK holds the slave address mask value when the module is configured for 7-Bit Address Masking mode. While it is a separate register, it shares the same SFR address as SSPADD; it is only accessible when the SSPM<3:0> bits are specifically set to permit access. Additional details are provided in Section 21.4.3.4 "7-Bit Address Masking Mode".

In receive operations, SSPSR and SSPBUF together, create a double-buffered receiver. When SSPSR receives a complete byte, it is transferred to SSPBUF and the SSPIF interrupt is set.

During transmission, the SSPBUF is not double-buffered. A write to SSPBUF will write to both SSPBUF and SSPSR.

REGISTER 21-3: SSPSTAT: MSSP STATUS REGISTER (I²C[™] MODE)

R/W-0	R/W-0	R-0	R-0	R-0	R-0	R-0	R-0
SMP	CKE	D/A	P ⁽¹⁾	S ⁽¹⁾	R/W ^(2,3)	UA	BF
bit 7							bit C
Legend:							
R = Reada		W = Writable		-	emented bit, rea		
-n = Value	at POR	'1' = Bit is set		'0' = Bit is cl	eared	x = Bit is unkr	nown
bit 7	CMD. Slow	Rate Control bit					
		Slave mode:					
		te control is disa	abled for Stand	lard Speed mo	de (100 kHz an	d 1 MHz)	
		ite control is ena				,	
bit 6	CKE: SMBu	is Select bit					
		Slave mode:					
		SMBus specific					
		s SMBus specific	cinputs				
bit 5	D/A: Data/A In Master m Reserved.						
	In Slave mo	do					
		<u>ue.</u> s that the last by	te received or	transmitted wa	as data		
		s that the last by					
bit 4	P: Stop bit ⁽¹)					
		s that a Stop bit was not detecte		ected last			
bit 3	S: Start bit ⁽¹)					
		s that a Start bit was not detecte		ected last			
bit 2	R/W: Read/	Write Information	n bit <mark>(2,3)</mark>				
	In Slave mo	<u>de:</u>					
	1 = Read						
	0 = Write						
	<u>In Master m</u>	<u>ode:</u> t is in progress					
		t is not in progre	SS				
bit 1		Address bit (10		le onlv)			
	-	s that the user n			in the SSPADD	register	
		does not need				•	
bit 0	BF: Buffer F	ull Status bit					
	In Transmit						
	1 = SSPBUI						
	0 = SSPBUI In Receive r						
		F is full (does no	t include the \overline{A}	CK and Stop I	oits)		
		F is empty (does			,		
Note 1:	This bit is cleare	ed on Reset and	when SSPEN	is cleared.			
2:	This bit holds th address match t				ess match. This	bit is only valid	from the
			-				

3: ORing this bit with SEN, RSEN, PEN, RCEN or ACKEN will indicate if the MSSP is in Active mode.

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
WCOL	SSPOV	SSPEN ⁽¹⁾	CKP	SSPM3 ⁽²⁾	SSPM2 ⁽²⁾	SSPM1 ⁽²⁾	SSPM0 ⁽²⁾
bit 7							bit C
Legend:							
R = Reada	able hit	W = Writable t	nit	II = I Inimplem	nented bit, read	las 'N'	
-n = Value		'1' = Bit is set	JIL	'0' = Bit is clea		x = Bit is unkr	NOWD
bit 7	WCOL: Write	Collision Detec	t bit				
	In Master Tra						
				s attempted wh eared in softwar		nditions were i	not valid for a
	0 = No collis			eareu in Soitwai	e)		
	In Slave Tran						
	1 = The SSF	BUF register is	written while	it is still transm	itting the previo	ous word (mus	t be cleared in
	software	,					
	0 = No collis		Slava madaa)				
	This is a "don	ode (Master or : o't care" bit.		<u>.</u>			
bit 6	SSPOV: Rec	eive Overflow Ir	dicator bit				
	In Receive m						
	-		the SSPBUF	register is still h	olding the prev	ious byte (mus	t be cleared in
	software 0 = No overf	,					
	<u>In Transmit m</u>						
		n't care" bit in Tra	ansmit mode.				
bit 5		ter Synchronou					
	1 = Enables t	he serial port an	nd configures	the SDA and So		serial port pins	
		-	-	se pins as I/O p	ort pins		
bit 4		elease Control b	oit				
	<u>In Slave mod</u> 1 = Releases						
			retch), used to	o ensure data se	etup time		
	In Master mo				•		
	Unused in thi						
bit 3-0	-	,		Port Mode Selec			
				th Start and Sto			
				n Start and Stop ode (slave Idle)		nabled	
				D SFR address			
	$1000 = I^2 C N$	laster mode, clo	ock = Fosc/(4	* (SSPADD + 1))		
		lave mode, 10-l lave mode, 7-bi					
	0110 = 1 C S	nave moue, 7-bi	i auuress				
Note 1:	When enabled, th		•	•	•		
2:	Bit combinations				-		-
3:	When SSPM<3:0	•	reads or write	s to the SSPAD	D SFR address	s actually acces	ss the
	SSPMSK register	I.					
4:	This mode is only		7-Rit Addrog	s Masking mod	a is selected (N	ASSPMSK Cor	figuration bit

REGISTER 21-4: SSPCON1: MSSP CONTROL REGISTER 1 (I²C[™] MODE)

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
GCEN	ACKSTAT	ACKDT ⁽¹⁾	ACKEN ⁽²⁾	RCEN ⁽²⁾	PEN ⁽²⁾	RSEN ⁽²⁾	SEN ⁽²⁾
bit 7							bit
Lonondi							
Legend: R = Readabl	a hit	W = Writable	hit	II – Unimplor	aantad hit raa	d oo 'O'	
			DIL	-	nented bit, rea		0.110
-n = Value at	PUR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	own
bit 7	GCEN: Gene	eral Call Enable	bit				
	Unused in M						
bit 6	ACKSTAT: A	knowledge Sta	tus bit (Master	r Transmit mod	e only)		
		edge was not re					
	0 = Acknowle	edge was receiv	ed from slave				
bit 5	ACKDT: Ack	nowledge Data	bit (Master Re	ceive mode onl	y) ⁽¹⁾		
	1 = Not Ackr	0					
	0 = Acknowle	0		(2)			
bit 4		knowledge Sequ				transmite ACK	DT data h
		Acknowledge ically cleared by		SDA and SU	JL pins and	transmits ACK	DI data d
		ledge sequence					
bit 3	RCEN: Rece	eive Enable bit (I	Master Receive	e mode only) ⁽²⁾			
		Receive mode f	or I ² C™				
	0 = Receive						
bit 2	•	ondition Enable					
	1 = Initiates 3 0 = Stop con	Stop condition o dition is Idle	n SDA and SC	L pins; automa	tically cleared	by hardware	
bit 1	RSEN: Repe	ated Start Cond	lition Enable bi	t <mark>(2)</mark>			
		Repeated Start		DA and SCL pi	ns; automatica	ally cleared by h	ardware
bit 0	SEN: Start C	ondition Enable	bit ⁽²⁾				
	1 = Initiates 0 = Start con	Start condition o dition Idle	n SDA and SC	CL pins; automa	tically cleared	by hardware	
Note 1: T	he value that wi	11 h a tuana ana 146 a d		· · · · · · · · · · · · · · · · · · ·			

2: If the I²C module is active, these bits may not be set (no spooling) and the SSPBUF may not be written to (or writes to the SSPBUF are disabled).

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
GCEN	ACKSTAT	ACKDT ⁽¹⁾	ACKEN ⁽¹⁾	RCEN ⁽¹⁾	PEN ⁽¹⁾	RSEN ⁽¹⁾	SEN ⁽¹⁾
bit 7	•						bit
Legend:							
R = Readabl	e bit	W = Writable	bit	U = Unimplem	ented bit, rea	d as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea		x = Bit is unkn	own
bit 7	1 = Enables i	ral Call Enable nterrupt when a call address is c	general call a	ddress (0000h)	is received in	the SSPSR	
bit 6	ACKSTAT: A Unused in Sla	cknowledge Sta ave mode.	itus bit				
bit 5	ACKDT: Ackr 1 = Not Ackr 0 = Acknowle	owledged	bit (Master Re	ceive mode only	y) ⁽¹⁾		
bit 4	1 = Initiates / automati	nowledge Sequ Acknowledge s cally cleared by edge sequence	equence on SE hardware		s and transmi	ts ACKDT data I	bit;
bit 3		Receive mode f		e mode only) ⁽¹⁾			
bit 2				L pins; automa	tically cleared	by hardware	
bit 1	1 = Initiates I	ated Start Conc Repeated Start d Start condition	condition on S		ns; automatica	ally cleared by h	ardware
bit 0	SEN: Stretch 1 = Clock stre 0 = Clock stre	etching is enabl		ve transmit and	slave receive	e (stretch enable	d)

Note 1: If the I²C module is active, this bit may not be set (no spooling) and the SSPBUF may not be written (or writes to the SSPBUF are disabled).

D - Deedeble	h:+		L :1	II II.	استعاده المتعاد	(0)	
Legend:							
bit 7							bit 0
MSK7	MSK6	MSK5	MSK4	MSK3	MSK2	MSK1	MSK0 ⁽²⁾
R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1

REGISTER 21-7. SSPWISK. I C SLAVE ADDRESS WASK REGISTER (7-DIT WASKING WODE)	REGISTER 21-7:	SSPMSK: I ² C [™] SLAVE ADDRESS MASK REGISTER (7-BIT MASKING MODE) ⁽¹⁾
--	----------------	---

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-0 MSK<7:0>: Slave Address Mask Select bit⁽²⁾

1 = Masking of corresponding bit of SSPADD is enabled

0 = Masking of corresponding bit of SSPADD is disabled

Note 1: This register shares the same SFR address as SSPADD and is only addressable in select MSSP operating modes. See Section 21.4.3.4 "7-Bit Address Masking Mode" for more details.

2: MSK0 is not used as a mask bit in 7-bit addressing.

21.4.2 OPERATION

The MSSP module functions are enabled by setting the MSSP Enable bit, SSPEN (SSPCON1<5>).

The SSPCON1 register allows control of the I^2C operation. Four mode selection bits (SSPCON1<3:0>) allow one of the following I^2C modes to be selected:

- I²C Master mode, clock
- I²C Slave mode (7-bit address)
- I²C Slave mode (10-bit address)
- I²C Slave mode (7-bit address) with Start and Stop bit interrupts enabled
- I²C Slave mode (10-bit address) with Start and Stop bit interrupts enabled
- I²C Firmware Controlled Master mode, slave is Idle

Selection of any I²C mode with the SSPEN bit set forces the SCL and SDA pins to be open-drain, provided these pins are programmed as inputs by setting the appropriate TRISC bit. To ensure proper operation of the module, pull-up resistors must be provided externally to the SCL and SDA pins.

21.4.3 SLAVE MODE

In Slave mode, the SCL and SDA pins must be configured as inputs (TRISC<4:3> set). The MSSP module will override the input state with the output data when required (slave-transmitter).

The I^2C Slave mode hardware will always generate an interrupt on an address match. Address masking will allow the hardware to generate an interrupt for more than one address (up to 31 in 7-bit addressing and up to 63 in 10-bit addressing). Through the mode select bits, the user can also choose to interrupt on Start and Stop bits.

When an address is matched, or the data transfer after an address match is received, the hardware automatically will generate the Acknowledge (\overrightarrow{ACK}) pulse and load the SSPBUF register with the received value currently in the SSPSR register.

Any combination of the following conditions will cause the MSSP module not to give this ACK pulse:

- The Buffer Full bit, BF (SSPSTAT<0>), was set before the transfer was received.
- The overflow bit, SSPOV (SSPCON1<6>), was set before the transfer was received.

In this case, the SSPSR register value is not loaded into the SSPBUF, but bit, SSPIF, is set. The BF bit is cleared by reading the SSPBUF register, while bit, SSPOV, is cleared through software.

The SCL clock input must have a minimum high and low for proper operation. The high and low times of the I^2C specification, as well as the requirement of the MSSP module, are shown in timing Parameter 100 and Parameter 101.

21.4.3.1 Addressing

Once the MSSP module has been enabled, it waits for a Start condition to occur. Following the Start condition, the 8 bits are shifted into the SSPSR register. All incoming bits are sampled with the rising edge of the clock (SCL) line. The value of register, SSPSR<7:1>, is compared to the value of the SSPADD register. The address is compared on the falling edge of the eighth clock (SCL) pulse. If the addresses match and the BF and SSPOV bits are clear, the following events occur:

- 1. The SSPSR register value is loaded into the SSPBUF register.
- 2. The Buffer Full bit, BF, is set.
- 3. An ACK pulse is generated.
- 4. The MSSP Interrupt Flag bit, SSPIF, is set (and interrupt is generated, if enabled) on the falling edge of the ninth SCL pulse.

In 10-Bit Addressing mode, two address bytes need to be received by the slave. The five Most Significant bits (MSbs) of the first address byte specify if this is a 10-bit address. The R/\overline{W} (SSPSTAT<2>) bit must specify a write so the slave device will receive the second address byte. For a 10-bit address, the first byte would equal '11110 A9 A8 0', where 'A9' and 'A8' are the two MSbs of the address. The sequence of events for 10-bit addressing is as follows, with Steps 7 through 9 for the slave-transmitter:

- 1. Receive first (high) byte of address (bits, SSPIF, BF and UA, are set on address match).
- 2. Update the SSPADD register with second (low) byte of address (clears bit, UA, and releases the SCL line).
- 3. Read the SSPBUF register (clears bit, BF) and clear flag bit, SSPIF.
- 4. Receive second (low) byte of address (bits, SSPIF, BF and UA, are set).
- 5. Update the SSPADD register with the first (high) byte of address. If match releases SCL line, this will clear bit, UA.
- 6. Read the SSPBUF register (clears bit, BF) and clear flag bit SSPIF.
- 7. Receive Repeated Start condition.
- 8. Receive first (high) byte of address (bits, SSPIF and BF, are set).
- 9. Read the SSPBUF register (clears bit, BF) and clear flag bit, SSPIF.

21.4.3.2 Address Masking Modes

Masking an address bit causes that bit to become a "don't care". When one address bit is masked, two addresses will be Acknowledged and cause an interrupt. It is possible to mask more than one address bit at a time, which greatly expands the number of addresses Acknowledged.

The l^2C slave behaves the same way, whether address masking is used or not. However, when address masking is used, the l^2C slave can Acknowledge multiple addresses and cause interrupts. When this occurs, it is necessary to determine which address caused the interrupt by checking the SSPBUF.

The PIC18F66K80 family of devices is capable of using two different Address Masking modes in I²C slave operation: 5-Bit Address Masking and 7-Bit Address Masking. The Masking mode is selected at device configuration using the MSSPMSK Configuration bit. The default device configuration is 7-Bit Address Masking.

Both Masking modes, in turn, support address masking of 7-bit and 10-bit addresses. The combination of Masking modes and addresses provide different ranges of Acknowledgable addresses for each combination.

While both Masking modes function in roughly the same manner, the way they use address masks are different.

21.4.3.3 5-Bit Address Masking Mode

As the name implies, 5-Bit Address Masking mode uses an address mask of up to 5 bits to create a range of addresses to be Acknowledged, using bits, 5 through 1, of the incoming address. This allows the module to Acknowledge up to 31 addresses when using 7-bit addressing, or 63 addresses with 10-bit addressing (see Example 21-2). This Masking mode is selected when the MSSPMSK Configuration bit is programmed ('0').

The address mask in this mode is stored in the SSPCON2 register, which stops functioning as a control register in I²C Slave mode (Register 21-6). In 7-Bit Addressing mode, address mask bits, ADMSK<5:1> (SSPCON2<5:1>), mask the corresponding address bits in the SSPADD register. For any ADMSKx bits that are set (ADMSK<n> = 1), the corresponding address bit is ignored (SSPADD<n> = x). For the module to issue an address Acknowledge, it is sufficient to match only on addresses that do not have an active address mask.

In 10-Bit Addressing mode, bits, ADMSK<5:2>, mask the corresponding address bits in the SSPADD register. In addition, ADMSK1 simultaneously masks the two LSbs of the address (SSPADD<1:0>). For any ADMSKx bits that are active (ADMSK<n> = 1), the corresponding address bit is ignored (SPxADD<n> = x). Also note that although in 10-Bit Addressing mode, the upper address bits reuse part of the SSPADD register bits. The address mask bits do not interact with those bits; they only affect the lower address bits.

- **Note 1:** ADMSK1 masks the two Least Significant bits of the address.
 - 2: The two Most Significant bits of the address are not affected by address masking.

EXAMPLE 21-2: ADDRESS MASKING EXAMPLES IN 5-BIT MASKING MODE

7-Bit Addressing:

SSPADD<7:1>= A0h (1010000) (SSPADD<0> is assumed to be '0')

ADMSK<5:1> = 00111

Addresses Acknowledged: A0h, A2h, A4h, A6h, A8h, AAh, ACh, AEh

10-Bit Addressing:

SSPADD<7:0> = A0h (10100000) (The two MSb of the address are ignored in this example, since they are not affected by masking)

ADMSK<5:1> = 00111

Addresses Acknowledged: A0h, A1h, A2h, A3h, A4h, A5h, A6h, A7h, A8h, A9h, AAh, ABh, ACh, ADh, AEh, AFh

21.4.3.4 7-Bit Address Masking Mode

Unlike 5-bit masking, 7-Bit Address Masking mode uses a mask of up to 8 bits (in 10-bit addressing) to define a range of addresses that can be Acknowledged, using the lowest bits of the incoming address. This allows the module to Acknowledge up to 127 different addresses with 7-bit addressing, or 255 with 10-bit addressing (see Example 21-3). This mode is the default configuration of the module, which is selected when MSSPMSK is unprogrammed ('1').

The address mask for 7-Bit Address Masking mode is stored in the SSPMSK register, instead of the SSPCON2 register. SSPMSK is a separate hardware register within the module, but it is not directly addressable. Instead, it shares an address in the SFR space with the SSPADD register. To access the SSPMSK register, it is necessary to select MSSP mode, '1001' (SSPCON1<3:0> = 1001) and then read or write to the location of SSPADD.

To use 7-Bit Address Masking mode, it is necessary to initialize SSPMSK with a value before selecting the I^2C Slave Addressing mode. Thus, the required sequence of events is:

- 1. Select SSPMSK Access mode (SSPCON2<3:0> = 1001).
- 2. Write the mask value to the appropriate SSPADD register address (FC8h).
- 3. Set the appropriate I²C Slave mode (SSPCON2<3:0> = 0111 for 10-bit addressing, 0110 for 7-bit addressing).

Setting or clearing mask bits in SSPMSK behaves in the opposite manner of the ADMSKx bits in 5-Bit Address Masking mode. That is, clearing a bit in SSPMSK causes the corresponding address bit to be masked; setting the bit requires a match in that position. SSPMSK resets to all '1's upon any Reset condition and, therefore, has no effect on the standard MSSP operation until written with a mask value.

With 7-bit addressing, SSPMSK<7:1> bits mask the corresponding address bits in the SSPADD register. For any SSPMSK bits that are active (SSPMSK<n> = 0), the corresponding SSPADD address bit is ignored (SSPADD<n> = x). For the module to issue an address Acknowledge, it is sufficient to match only on addresses that do not have an active address mask.

With 10-bit addressing, SSPMSK<7:0> bits mask the corresponding address bits in the SSPADD register. For any SSPMSK bits that are active (= 0), the corresponding SSPADD address bit is ignored (SSPADD<n> = x).

Note: The two Most Significant bits of the address are not affected by address masking.

EXAMPLE 21-3: ADDRESS MASKING EXAMPLES IN 7-BIT MASKING MODE

7-Bit Addressing:

SSPADD<7:1> = 1010 000

SSPMSK<7:1> = 1111 001

Addresses Acknowledged = ACh, A8h, A4h, A0h

10-Bit Addressing:

SSPADD<7:0> = 1010 0000 (The two MSb are ignored in this example since they are not affected)

```
SSPMSK<5:1> = 1111 0011
```

Addresses Acknowledged = ACh, A8h, A4h, A0h

21.4.3.5 Reception

When the R/W bit of the address byte is clear and an address match occurs, the R/W bit of the SSPSTAT register is cleared. The received address is loaded into the SSPBUF register and the SDA line is held low (ACK).

When the address byte overflow condition exists, then the no Acknowledge (ACK) pulse is given. An overflow condition is defined as either bit, BF (SSPSTAT<0>), is set or bit, SSPOV (SSPCON1<6>), is set.

An MSSP interrupt is generated for each data transfer byte. The interrupt flag bit, SSPIF, must be cleared in software. The SSPSTAT register is used to determine the status of the byte.

If SEN is enabled (SSPCON2<0> = 1), SCL will be held low (clock stretch) following each data transfer. The clock must be released by setting bit, CKP (SSPCON1<4>). See Section 21.4.4 "Clock Stretching" for more details.

21.4.3.6 Transmission

When the R/\overline{W} bit of the incoming address byte is set and an address match occurs, the R/\overline{W} bit of the SSPSTAT register is set. The received address is loaded into the SSPBUF register. The ACK pulse will be sent on the ninth bit and pin SCL is held low regardless of SEN (see Section 21.4.4 "Clock Stretching" for more details). By stretching the clock, the master will be unable to assert another clock pulse until the slave is done preparing the transmit data. The transmit data must be loaded into the SSPBUF register, which also loads the SSPSR register. Then, the SCL pin should be enabled by setting bit, CKP (SSPCON1<4>). The eight data bits are shifted out on the falling edge of the SCL input. This ensures that the SDA signal is valid during the SCL high time (Figure 21-10).

The ACK pulse from the master-receiver is latched on the rising edge of the ninth SCL input pulse. If the SDA line is high (not ACK), then the data transfer is complete. In this case, when the ACK is latched by the slave, the slave logic is reset and the slave monitors for another occurrence of the Start bit. If the SDA line was low (ACK), the next transmit data must be loaded into the SSPBUF register. Again, the SCL pin must be enabled by setting bit, CKP.

An MSSP interrupt is generated for each data transfer byte. The SSPIF bit must be cleared in software and the SSPSTAT register is used to determine the status of the byte. The SSPIF bit is set on the falling edge of the ninth clock pulse.



FIGURE 21-9: I²C[™] SLAVE MODE TIMING WITH SEN = 0 AND ADMSK<5:1> = 01011 (RECEPTION, 7-BIT ADDRESS)













21.4.4 CLOCK STRETCHING

Both 7-Bit and 10-Bit Slave modes implement automatic clock stretching during a transmit sequence.

The SEN bit (SSPCON2<0>) allows clock stretching to be enabled during receives. Setting SEN will cause the SCL pin to be held low at the end of each data receive sequence.

21.4.4.1 Clock Stretching for 7-Bit Slave Receive Mode (SEN = 1)

In 7-Bit Slave Receive mode, on the falling edge of the ninth clock at the end of the ACK sequence, if the BF bit is set, the CKP bit in the SSPCON1 register is automatically cleared, forcing the SCL output to be held low. The CKP bit being cleared to '0' will assert the SCL line low. The CKP bit must be set in the user's ISR before reception is allowed to continue. By holding the SCL line low, the user has time to service the ISR and read the contents of the SSPBUF before the master device can initiate another receive sequence. This will prevent buffer overruns from occurring (see Figure 21-15).

- Note 1: If the user reads the contents of the SSPBUF before the falling edge of the ninth clock, thus clearing the BF bit, the CKP bit will not be cleared and clock stretching will not occur.
 - 2: The CKP bit can be set in software, regardless of the state of the BF bit. The user should be careful to clear the BF bit in the ISR before the next receive sequence in order to prevent an overflow condition.

21.4.4.2 Clock Stretching for 10-Bit Slave Receive Mode (SEN = 1)

In 10-Bit Slave Receive mode, during the address sequence, clock stretching automatically takes place but CKP is not cleared. During this time, if the UA bit is set after the ninth clock, clock stretching is initiated. The UA bit is set after receiving the upper byte of the 10-bit address and following the receive of the second byte of the 10-bit address with the R/W bit cleared to '0'. The release of the clock line occurs upon updating SSPADD. Clock stretching will occur on each data receive sequence as described in 7-bit mode.

Note: If the user polls the UA bit and clears it by updating the SSPADD register before the falling edge of the ninth clock occurs, and if the user hasn't cleared the BF bit by reading the SSPBUF register before that time, then the CKP bit will still NOT be asserted low. Clock stretching on the basis of the state of the BF bit only occurs during a data sequence, not an address sequence.

21.4.4.3 Clock Stretching for 7-Bit Slave Transmit Mode

The 7-Bit Slave Transmit mode implements clock stretching by clearing the CKP bit after the falling edge of the ninth clock if the BF bit is clear. This occurs regardless of the state of the SEN bit.

The user's ISR must set the CKP bit before transmission is allowed to continue. By holding the SCL line low, the user has time to service the ISR and load the contents of the SSPBUF before the master device can initiate another transmit sequence (see Figure 21-10).

- Note 1: If the user loads the contents of SSPBUF, setting the BF bit before the falling edge of the ninth clock, the CKP bit will not be cleared and clock stretching will not occur.
 - **2:** The CKP bit can be set in software regardless of the state of the BF bit.

21.4.4.4 Clock Stretching for 10-Bit Slave Transmit Mode

In 10-Bit Slave Transmit mode, clock stretching is controlled during the first two address sequences by the state of the UA bit, just as it is in 10-Bit Slave Receive mode. The first two addresses are followed by a third address sequence, which contains the high-order bits of the 10-bit address and the R/W bit set to '1'. After the third address sequence is performed, the UA bit is not set, the module is now configured in Transmit mode and clock stretching is controlled by the BF flag as in 7-Bit Slave Transmit mode (see Figure 21-13).

21.4.4.5 Clock Synchronization and the CKP bit

When the CKP bit is cleared, the SCL output is forced to '0'. However, clearing the CKP bit will not assert the SCL output low until the SCL output is already sampled low. Therefore, the CKP bit will not assert the SCL line until an external I^2C master device has

already asserted the SCL line. The SCL output will remain low until the CKP bit is set and all other devices on the I^2 C bus have deasserted SCL. This ensures that a write to the CKP bit will not violate the minimum high time requirement for SCL (see Figure 21-14).



FIGURE 21-14: CLOCK SYNCHRONIZATION TIMING





21.4.5 GENERAL CALL ADDRESS SUPPORT

The addressing procedure for the I^2C bus is such that the first byte after the Start condition usually determines which device will be the slave addressed by the master. The exception is the general call address which can address all devices. When this address is used, all devices should, in theory, respond with an Acknowledge.

The general call address is one of eight addresses reserved for specific purposes by the I^2C protocol. It consists of all '0's with R/W = 0.

The general call address is recognized when the General Call Enable bit, GCEN, is enabled (SSPCON2<7> set). Following a Start bit detect, eight bits are shifted into the SSPSR and the address is compared against the SSPADD. It is also compared to the general call address and fixed in hardware.

If the general call address matches, the SSPSR is transferred to the SSPBUF, the BF flag bit is set (eighth bit), and on the falling edge of the ninth bit (ACK bit), the SSPIF interrupt flag bit is set.

When the interrupt is serviced, the source for the interrupt can be checked by reading the contents of the SSPBUF. The value can be used to determine if the address was device-specific or a general call address.

In 10-Bit Addressing mode, the SSPADD is required to be updated for the second half of the address to match and the UA bit is set (SSPSTAT<1>). If the general call address is sampled when the GCEN bit is set, while the slave is configured in 10-Bit Addressing mode, then the second half of the address is not necessary, the UA bit will not be set and the slave will begin receiving data after the Acknowledge (Figure 21-17).





21.4.6 MASTER MODE

Master mode is enabled by setting and clearing the appropriate SSPMx bits in SSPCON1 and by setting the SSPEN bit. In Master mode, the SCL and SDA lines are manipulated by the MSSP hardware if the TRIS bits are set.

Master mode of operation is supported by interrupt generation on the detection of the Start and Stop conditions. The Stop (P) and Start (S) bits are cleared from a Reset or when the MSSP module is disabled. Control of the I^2C bus may be taken when the P bit is set, or the bus is Idle, with both the S and P bits clear.

In Firmware Controlled Master mode, user code conducts all I^2C bus operations based on Start and Stop bit conditions.

Once Master mode is enabled, the user has six options.

- 1. Assert a Start condition on SDA and SCL.
- 2. Assert a Repeated Start condition on SDA and SCL.
- 3. Write to the SSPBUF register initiating transmission of data/address.
- 4. Configure the I^2C port to receive data.

FIGURE 21-18:

- 5. Generate an Acknowledge condition at the end of a received byte of data.
- 6. Generate a Stop condition on SDA and SCL.

Note: The MSSP module, when configured in I²C Master mode, does not allow queueing of events. For instance, the user is not allowed to initiate a Start condition and immediately write the SSPBUF register to initiate transmission before the Start condition is complete. In this case, the SSPBUF will not be written to and the WCOL bit will be set, indicating that a write to the SSPBUF did not occur.

The following events will cause the MSSP Interrupt Flag bit, SSPIF, to be set (and MSSP interrupt, if enabled):

- Start condition
- Stop condition
- · Data transfer byte transmitted/received
- Acknowledge transmitted
- Repeated Start



MSSP BLOCK DIAGRAM (I²C[™] MASTER MODE)



21.4.6.1 I^2C^{TM} Master Mode Operation

The master device generates all of the serial clock pulses and the Start and Stop conditions. A transfer is ended with a Stop condition or with a Repeated Start condition. Since the Repeated Start condition is also the beginning of the next serial transfer, the I²C bus will not be released.

In Master Transmitter mode, serial data is output through SDA while SCL outputs the serial clock. The first byte transmitted contains the slave address of the receiving device (7 bits) and the Read/Write (R/W) bit. In this case, the R/W bit will be logic '0'. Serial data is transmitted, 8 bits at a time. After each byte is transmitted, an Acknowledge bit is received. Start and Stop conditions are output to indicate the beginning and the end of a serial transfer.

In Master Receive mode, the first byte transmitted contains the slave address of the transmitting device (7 bits) and the R/\overline{W} bit. In this case, the R/\overline{W} bit will be logic '1'. Thus, the first byte transmitted is a 7-bit slave address, followed by a '1' to indicate the receive bit. Serial data is received via SDA, while SCL outputs the serial clock. Serial data is received, 8 bits at a time. After each byte is received, an Acknowledge bit is transmitted. Start and Stop conditions indicate the beginning and end of transmission.

The Baud Rate Generator, used for the SPI mode operation, is used to set the SCL clock frequency for either 100 kHz, 400 kHz or 1 MHz I²C operation. See **Section 21.4.7 "Baud Rate**" for more details.

A typical transmit sequence would go as follows:

- 1. The user generates a Start condition by setting the Start Enable bit, SEN (SSPCON2<0>).
- SSPIF is set. The MSSP module will wait the required start time before any other operation takes place.
- 3. The user loads the SSPBUF with the slave address to transmit.
- 4. Address is shifted out the SDA pin until all 8 bits are transmitted.
- 5. The MSSP module shifts in the ACK bit from the slave device and writes its value into the SSPCON2 register (SSPCON2<6>).
- 6. The MSSP module generates an interrupt at the end of the ninth clock cycle by setting the SSPIF bit.
- 7. The user loads the SSPBUF with eight bits of data.
- 8. Data is shifted out the SDA pin until all 8 bits are transmitted.
- The MSSP module shifts in the ACK bit from the slave device and writes its value into the SSPCON2 register (SSPCON2<6>).
- 10. The MSSP module generates an interrupt at the end of the ninth clock cycle by setting the SSPIF bit.
- 11. The user generates a Stop condition by setting the Stop Enable bit, PEN (SSPCON2<2>).
- 12. Interrupt is generated once the Stop condition is complete.

21.4.7 BAUD RATE

In I²C Master mode, the Baud Rate Generator (BRG) reload value is placed in the 8 bits of the SSPADD register (Figure 21-19). When a write occurs to SSPBUF, the Baud Rate Generator will automatically begin counting. The BRG counts down to 0 and stops until another reload has taken place. The BRG count is decremented twice per instruction cycle (Tcr) on the Q2 and Q4 clocks. In I²C Master mode, the BRG is reloaded automatically. Once the given operation is complete (i.e., transmission of the last data bit is followed by ACK), the internal clock will automatically stop counting and the SCL pin will remain in its last state.

Table 21-3 demonstrates clock rates based on instruction cycles and the BRG value loaded into SSPADD. The SSPADD BRG value of 00h is not supported.

FIGURE 21-19: BAUD RATE GENERATOR BLOCK DIAGRAM



TABLE 21-3: I²C[™] CLOCK RATE w/BRG

Fosc	Fcy	Fcy * 2	BRG Value	FscL (2 Rollovers of BRG)
40 MHz	10 MHz	20 MHz	18h	400 kHz ⁽¹⁾
40 MHz	10 MHz	20 MHz	1Fh	312.5 kHz
40 MHz	10 MHz	20 MHz	63h	100 kHz
16 MHz	4 MHz	8 MHz	09h	400 kHz ⁽¹⁾
16 MHz	4 MHz	8 MHz	0Ch	308 kHz
16 MHz	4 MHz	8 MHz	27h	100 kHz
4 MHz	1 MHz	2 MHz	02h	333 kHz ⁽¹⁾
4 MHz	1 MHz	2 MHz	09h	100 kHz
16 MHz ⁽²⁾	4 MHz	8 MHz	03h	1 MHz ⁽¹⁾

Note 1: The I²C interface does not conform to the 400 kHz I²C specification (which applies to rates greater than 100 kHz) in all details, but may be used with care where higher rates are required by the application.

2: A minimum 16-MHz Fosc is required for 1 MHz I²C.

21.4.7.1 Clock Arbitration

Clock arbitration occurs when the master, during any receive, transmit or Repeated Start/Stop condition, deasserts the SCL pin (SCL allowed to float high). When the SCL pin is allowed to float high, the Baud Rate Generator (BRG) is suspended from counting until the SCL pin is actually sampled high. When the

SCL pin is sampled high, the Baud Rate Generator is reloaded with the contents of SSPADD<6:0> and begins counting. This ensures that the SCL high time will always be at least one BRG rollover count in the event that the clock is held low by an external device (Figure 21-20).





21.4.8 I²C[™] MASTER MODE START CONDITION TIMING

To initiate a Start condition, the user sets the Start Enable bit, SEN (SSPCON2<0>). If the SDA and SCL pins are sampled high, the Baud Rate Generator is reloaded with the contents of SSPADD<6:0> and starts its count. If SCL and SDA are both sampled high when the Baud Rate Generator times out (TBRG), the SDA pin is driven low. The action of the SDA being driven low while SCL is high is the Start condition and causes the S bit (SSPSTAT<3>) to be set. Following this, the Baud Rate Generator is reloaded with the contents of SSPADD<6:0> and resumes its count. When the Baud Rate Generator times out (TBRG), the SEN bit (SSPCON2<0>) will be automatically cleared by hardware. The Baud Rate Generator is suspended, leaving the SDA line held low and the Start condition is complete.

Note: If, at the beginning of the Start condition, the SDA and SCL pins are already sampled low or if during the Start condition, the SCL line is sampled low before the SDA line is driven low, a bus collision occurs, the Bus Collision Interrupt Flag, BCLIF, is set, the Start condition is aborted and the I²C module is reset into its Idle state.

21.4.8.1 WCOL Status Flag

If the user writes the SSPBUF when a Start sequence is in progress, the WCOL bit is set and the contents of the buffer are unchanged (the write doesn't occur).

Note: Because queueing of events is not allowed, writing to the lower 5 bits of SSPCON2 is disabled until the Start condition is complete.

FIGURE 21-21: FIRST START BIT TIMING



21.4.9 I²C[™] MASTER MODE REPEATED START CONDITION TIMING

A Repeated Start condition occurs when the RSEN bit (SSPCON2<1>) is programmed high and the I²C logic module is in the Idle state. When the RSEN bit is set, the SCL pin is asserted low. When the SCL pin is sampled low, the Baud Rate Generator is loaded with the contents of SSPADD<5:0> and begins counting. The SDA pin is released (brought high) for one Baud Rate Generator count (TBRG). When the Baud Rate Generator times out, and if SDA is sampled high, the SCL pin will be deasserted (brought high). When SCL is sampled high, the Baud Rate Generator is reloaded with the contents of SSPADD<6:0> and begins counting. SDA and SCL must be sampled high for one TBRG. This action is then followed by assertion of the SDA pin (SDA = 0) for one TBRG while SCL is high. Following this, the RSEN bit (SSPCON2<1>) will be automatically cleared and the Baud Rate Generator will not be reloaded, leaving the SDA pin held low. As soon as a Start condition is detected on the SDA and SCL pins, the S bit (SSPSTAT<3>) will be set. The SSPIF bit will not be set until the Baud Rate Generator has timed out.

- Note 1: If RSEN is programmed while any other event is in progress, it will not take effect.
 - **2:** A bus collision during the Repeated Start condition occurs if:
 - SDA is sampled low when SCL goes from low-to-high.
 - SCL goes low before SDA is asserted low. This may indicate that another master is attempting to transmit a data '1'.

Immediately following the SSPIF bit getting set, the user may write the SSPBUF with the 7-bit address in 7-bit mode or the default first address in 10-bit mode. After the first eight bits are transmitted and an ACK is received, the user may then transmit an additional eight bits of address (10-bit mode) or eight bits of data (7-bit mode).

21.4.9.1 WCOL Status Flag

If the user writes the SSPBUF when a Repeated Start sequence is in progress, the WCOL is set and the contents of the buffer are unchanged (the write doesn't occur).

Note: Because queueing of events is not allowed, writing of the lower 5 bits of SSPCON2 is disabled until the Repeated Start condition is complete.

FIGURE 21-22: REPEATED START CONDITION WAVEFORM



21.4.10 I²C[™] MASTER MODE TRANSMISSION

Transmission of a data byte, a 7-bit address or the other half of a 10-bit address, is accomplished by simply writing a value to the SSPBUF register. This action will set the Buffer Full flag bit, BF, and allow the Baud Rate Generator to begin counting and start the next transmission. Each bit of address/data will be shifted out onto the SDA pin after the falling edge of SCL is asserted (see data hold time specification Parameter 106). SCL is held low for one Baud Rate Generator rollover count (TBRG). Data should be valid before SCL is released high (see data setup time specification Parameter 107). When the SCL pin is released high, it is held that way for TBRG. The data on the SDA pin must remain stable for that duration and some hold time after the next falling edge of SCL. After the eighth bit is shifted out (the falling edge of the eighth clock), the BF flag is cleared and the master releases SDA. This allows the slave device being addressed to respond with an ACK bit during the ninth bit time if an address match occurred, or if data was received properly. The status of ACK is written into the ACKDT bit on the falling edge of the ninth clock. If the master receives an Acknowledge, the Acknowledge Status bit, ACKSTAT, is cleared; if not, the bit is set. After the ninth clock, the SSPIF bit is set and the master clock (Baud Rate Generator) is suspended until the next data byte is loaded into the SSPBUF, leaving SCL low and SDA unchanged (Figure 21-23).

After the write to the SSPBUF, each bit of the address will be shifted out on the falling edge of SCL until all seven address bits and the R/W bit are completed. On the falling edge of the eighth clock, the master will deassert the SDA pin, allowing the slave to respond with an Acknowledge. On the falling edge of the ninth clock, the master will sample the SDA pin to see if the address was recognized by a slave. The status of the ACK bit is loaded into the ACKSTAT status bit (SSPCON2<6>). Following the falling edge of the ninth clock transmission of the address, the SSPIF flag is set, the BF flag is cleared and the Baud Rate Generator is turned off until another write to the SSPBUF takes place, holding SCL low and allowing SDA to float.

21.4.10.1 BF Status Flag

In Transmit mode, the BF bit (SSPSTAT<0>) is set when the CPU writes to SSPBUF and is cleared when all 8 bits are shifted out.

21.4.10.2 WCOL Status Flag

If the user writes the SSPBUF when a transmit is already in progress (i.e., SSPSR is still shifting out a data byte), the WCOL bit is set and the contents of the buffer are unchanged (the write doesn't occur) after 2 TcY after the SSPBUF write. If SSPBUF is rewritten within 2 TcY, the WCOL bit is set and SSPBUF is updated. This may result in a corrupted transfer. The user should verify that the WCOL bit is clear after each write to SSPBUF to ensure the transfer is correct. In all cases, WCOL must be cleared in software.

21.4.10.3 ACKSTAT Status Flag

In Transmit mode, the ACKSTAT bit (SSPCON2<6>) is cleared when the slave has sent an Acknowledge ($\overline{ACK} = 0$) and is set when the slave does not Acknowledge ($\overline{ACK} = 1$). A slave sends an Acknowledge when it has recognized its address (including a general call), or when the slave has properly received its data.

21.4.11 I²C[™] MASTER MODE RECEPTION

Master mode reception is enabled by programming the Receive Enable bit, RCEN (SSPCON2<3>).

Note:	The MSSP module must be in an inactive
	state before the RCEN bit is set or the
	RCEN bit will be disregarded.

The Baud Rate Generator begins counting, and on each rollover, the state of the SCL pin changes (high-to-low/low-to-high) and data is shifted into the SSPSR. After the falling edge of the eighth clock, the receive enable flag is automatically cleared, the contents of the SSPSR are loaded into the SSPBUF, the BF flag bit is set, the SSPIF flag bit is set and the Baud Rate Generator is suspended from counting, holding SCL low. The MSSP is now in Idle state awaiting the next command. When the buffer is read by the CPU, the BF flag bit is automatically cleared. The user can then send an Acknowledge bit at the end of reception by setting the Acknowledge Sequence Enable bit, ACKEN (SSPCON2<4>).

21.4.11.1 BF Status Flag

In receive operation, the BF bit is set when an address or data byte is loaded into SSPBUF from SSPSR. It is cleared when the SSPBUF register is read.

21.4.11.2 SSPOV Status Flag

In receive operation, the SSPOV bit is set when 8 bits are received into the SSPSR and the BF flag bit is already set from a previous reception.

21.4.11.3 WCOL Status Flag

If the user writes the SSPBUF when a receive is already in progress (i.e., SSPSR is still shifting in a data byte), the WCOL bit is set and the contents of the buffer are unchanged (the write doesn't occur).




21.4.12 ACKNOWLEDGE SEQUENCE TIMING

An Acknowledge sequence is enabled by setting the Acknowledge Sequence Enable bit. ACKEN (SSPCON2<4>). When this bit is set, the SCL pin is pulled low and the contents of the Acknowledge data bit are presented on the SDA pin. If the user wishes to generate an Acknowledge, then the ACKDT bit should be cleared. If not, the user should set the ACKDT bit before starting an Acknowledge sequence. The Baud Rate Generator then counts for one rollover period (TBRG) and the SCL pin is deasserted (pulled high). When the SCL pin is sampled high (clock arbitration), the Baud Rate Generator counts for TBRG; the SCL pin is then pulled low. Following this, the ACKEN bit is automatically cleared, the Baud Rate Generator is turned off and the MSSP module then goes into an inactive state (Figure 21-25).

21.4.12.1 WCOL Status Flag

If the user writes the SSPBUF when an Acknowledge sequence is in progress, then WCOL is set and the contents of the buffer are unchanged (the write doesn't occur).

21.4.13 STOP CONDITION TIMING

A Stop bit is asserted on the SDA pin at the end of a receive/transmit by setting the Stop Sequence Enable bit, PEN (SSPCON2<2>). At the end of a receive/transmit, the SCL line is held low after the falling edge of the ninth clock. When the PEN bit is set, the master will assert the SDA line low. When the SDA line is sampled low, the Baud Rate Generator is reloaded and counts down to 0. When the Baud Rate Generator times out, the SCL pin will be brought high and one TBRG (Baud Rate Generator rollover count) later, the SDA pin will be deasserted. When the SDA pin is sampled high while SCL is high, the P bit (SSPSTAT<4>) is set. A TBRG later, the PEN bit is cleared and the SSPIF bit is set (Figure 21-26).

21.4.13.1 WCOL Status Flag

If the user writes the SSPBUF when a Stop sequence is in progress, then the WCOL bit is set and the contents of the buffer are unchanged (the write doesn't occur).

FIGURE 21-25: ACKNOWLEDGE SEQUENCE WAVEFORM



FIGURE 21-26: STOP CONDITION RECEIVE OR TRANSMIT MODE



© 2010-2012 Microchip Technology Inc.

21.4.14 SLEEP OPERATION

While in Sleep mode, the I^2C module can receive addresses or data and when an address match or complete byte transfer occurs, wake the processor from Sleep (if the MSSP interrupt is enabled).

21.4.15 EFFECTS OF A RESET

A Reset disables the MSSP module and terminates the current transfer.

21.4.16 MULTI-MASTER MODE

In Multi-Master mode, the interrupt generation on the detection of the Start and Stop conditions allows the determination of when the bus is free. The Stop (P) and Start (S) bits are cleared from a Reset or when the MSSP module is disabled. Control of the I²C bus may be taken when the P bit (SSPSTAT<4>) is set, or the bus is Idle, with both the S and P bits clear. When the bus is busy, enabling the MSSP interrupt will generate the interrupt when the Stop condition occurs.

In multi-master operation, the SDA line must be monitored for arbitration to see if the signal level is the expected output level. This check is performed in hardware with the result placed in the BCLIF bit.

The states where arbitration can be lost are:

- · Address Transfer
- Data Transfer
- · A Start Condition
- · A Repeated Start Condition
- An Acknowledge Condition

21.4.17 MULTI -MASTER COMMUNICATION, BUS COLLISION AND BUS ARBITRATION

Multi-Master mode support is achieved by bus arbitration. When the master outputs address/data bits onto the SDA pin, arbitration takes place when the master outputs a '1' on SDA, by letting SDA float high, and another master asserts a '0'. When the SCL pin floats high, data should be stable. If the expected data on SDA is a '1' and the data sampled on the SDA pin = 0, then a bus collision has taken place. The master will set the Bus Collision Interrupt Flag, BCLIF, and reset the I^2C port to its Idle state (Figure 21-27).

If a transmit was in progress when the bus collision occurred, the transmission is halted, the BF flag is cleared, the SDA and SCL lines are deasserted and the SSPBUF can be written to. When the user services the bus collision Interrupt Service Routine and if the I^2C bus is free, the user can resume communication by asserting a Start condition.

If a Start, Repeated Start, Stop or Acknowledge condition was in progress when the bus collision occurred, the condition is aborted, the SDA and SCL lines are deasserted and the respective control bits in the SSPCON2 register are cleared. When the user services the bus collision Interrupt Service Routine, and if the I²C bus is free, the user can resume communication by asserting a Start condition.

The master will continue to monitor the SDA and SCL pins. If a Stop condition occurs, the SSPIF bit will be set.

A write to the SSPBUF will start the transmission of data at the first data bit regardless of where the transmitter left off when the bus collision occurred.

In Multi-Master mode, the interrupt generation on the detection of Start and Stop conditions allows the determination of when the bus is free. Control of the I^2C bus can be taken when the P bit is set in the SSPSTAT register, or the bus is Idle and the S and P bits are cleared.

FIGURE 21-27: BUS COLLISION TIMING FOR TRANSMIT AND ACKNOWLEDGE



21.4.17.1 Bus Collision During a Start Condition

During a Start condition, a bus collision occurs if:

- a) SDA or SCL is sampled low at the beginning of the Start condition (Figure 21-28).
- b) SCL is sampled low before SDA is asserted low (Figure 21-29).

During a Start condition, both the SDA and the SCL pins are monitored.

If the SDA pin is already low, or the SCL pin is already low, then all of the following occur:

- · the Start condition is aborted,
- · the BCLIF flag is set and
- the MSSP module is reset to its inactive state (Figure 21-28)

The Start condition begins with the SDA and SCL pins deasserted. When the SDA pin is sampled high, the Baud Rate Generator is loaded from SSPADD<6:0> and counts down to 0. If the SCL pin is sampled low while SDA is high, a bus collision occurs because it is assumed that another master is attempting to drive a data '1' during the Start condition.

If the SDA pin is sampled low during this count, the BRG is reset and the SDA line is asserted early (Figure 21-30). If, however, a '1' is sampled on the SDA pin, the SDA pin is asserted low at the end of the BRG count. The Baud Rate Generator is then reloaded and counts down to 0. If the SCL pin is sampled as '0' during this time, a bus collision does not occur. At the end of the BRG count, the SCL pin is asserted low.

Note: The reason that bus collision is not a factor during a Start condition is that no two bus masters can assert a Start condition at the exact same time. Therefore, one master will always assert SDA before the other. This condition does not cause a bus collision because the two masters must be allowed to arbitrate the first address following the Start condition. If the address is the same, arbitration must be allowed to continue into the data portion, Repeated Start or Stop conditions.



FIGURE 21-28: BUS COLLISION DURING START CONDITION (SDA ONLY)





FIGURE 21-30: BRG RESET DUE TO SDA ARBITRATION DURING START CONDITION



21.4.17.2 Bus Collision During a Repeated Start Condition

During a Repeated Start condition, a bus collision occurs if:

- a) A low level is sampled on SDA when SCL goes from a low level to a high level.
- SCL goes low before SDA is asserted low, indicating that another master is attempting to transmit a data '1'.

When the user deasserts SDA and the pin is allowed to float high, the BRG is loaded with SSPADD<6:0> and counts down to 0. The SCL pin is then deasserted and when sampled high, the SDA pin is sampled.

If SDA is low, a bus collision has occurred (i.e., another master is attempting to transmit a data '0', Figure 21-31). If SDA is sampled high, the BRG is reloaded and begins counting. If SDA goes from high-to-low before the BRG times out, no bus collision occurs because no two masters can assert SDA at exactly the same time.

If SCL goes from high-to-low before the BRG times out and SDA has not already been asserted, a bus collision occurs. In this case, another master is attempting to transmit a data '1' during the Repeated Start condition (see Figure 21-32).

If, at the end of the BRG time-out, both SCL and SDA are still high, the SDA pin is driven low and the BRG is reloaded and begins counting. At the end of the count, regardless of the status of the SCL pin, the SCL pin is driven low and the Repeated Start condition is complete.

FIGURE 21-31: BUS COLLISION DURING A REPEATED START CONDITION (CASE 1)







21.4.17.3 Bus Collision During a Stop Condition

Bus collision occurs during a Stop condition if:

- a) After the SDA pin has been deasserted and allowed to float high, SDA is sampled low after the BRG has timed out.
- b) After the SCL pin is deasserted, SCL is sampled low before SDA goes high.

The Stop condition begins with SDA asserted low. When SDA is sampled low, the SCL pin is allowed to float. When the pin is sampled high (clock arbitration), the Baud Rate Generator is loaded with SSPADD<6:0> and counts down to 0. After the BRG times out, SDA is sampled. If SDA is sampled low, a bus collision has occurred. This is due to another master attempting to drive a data '0' (Figure 21-33). If the SCL pin is sampled low before SDA is allowed to float high, a bus collision occurs. This is another case of another master attempting to drive a data '0' (Figure 21-34).

FIGURE 21-33: BUS COLLISION DURING A STOP CONDITION (CASE 1)



FIGURE 21-34: BUS COLLISION DURING A STOP CONDITION (CASE 2)



Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0				
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF				
PIR1	PSPIF	ADIF	RC1IF	TX1IF	SSPIF	TMR1GIF	TMR2IF	TMR1IF				
PIE1	PSPIE	ADIE	RC1IE	TX1IE	SSPIE	TMR1GIE	TMR2IE	TMR1IE				
IPR1	PSPIP	ADIP	RC1IP	TX1IP	SSPIP	TMR1GIP	TMR2IP	TMR1IP				
PIR2	OSCFIF	—	_	—	BCLIF	HLVDIF	TMR3IF	TMR3GIF				
PIE2	OSCFIE	—	—	—	BCLIE	HLVDIE	TMR3IE	TMR3GIE				
IPR2	OSCFIP	—	—	—	BCLIP	HLVDIP	TMR3IP	TMR3GIP				
TRISC	TRISC7	TRISC6	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0				
SSPBUF	MSSP Rece	eive Buffer/Tra	ansmit Regist	ter								
SSPADD	MSSP Addr MSSP Bauc	ess Register I Rate Reload	(I ² C™ Slave d Register (I ² 0	mode), C Master moo	de)							
SSPMSK ⁽¹⁾	MSK7	MSK6	MSK5	MSK4	MSK3	MSK2	MSK1	MSK0				
SSPCON1	WCOL	SSPOV	SSPEN	CKP	SSPM3	SSPM2	SSPM1	SSPM0				
SSPCON2	GCEN	ACKSTAT	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN				
	GCEN	ACKSTAT	ADMSK5 ⁽²⁾	ADMSK4 ⁽²⁾	ADMSK3 ⁽²⁾	ADMSK2 ⁽²⁾	ADMSK1 ⁽²⁾	SEN				
SSPSTAT	SMP	CKE	D/A	Р	S	R/W	UA	BF				
PMD0	CCP5MD	CCP4MD	CCP3MD	CCP2MD	CCP1MD	UART2MD	UART1MD	SSPMD				
ODCON	SSPOD	CCP5OD	CCP4OD	CCP3OD	CCP2OD	CCP10D	U2OD	U10D				

TABLE 21-4: REGISTERS ASSOCIATED WITH I²C™ OPERATION

Legend: — = unimplemented, read as '0'. Shaded cells are not used by the MSSP module in I^2C^{TM} mode.

Note 1: SSPMSK shares the same address in SFR space as SSPADD, but is only accessible in certain I²C[™] Slave operating modes in 7-Bit Masking mode. See Section 21.4.3.4 "7-Bit Address Masking Mode" for more details.

2: Alternate bit definitions for use in I²C Slave mode operations only.

NOTES:

22.0 ENHANCED UNIVERSAL SYNCHRONOUS ASYNCHRONOUS RECEIVER TRANSMITTER (EUSART)

The Enhanced Universal Synchronous Asynchronous Receiver Transmitter (EUSART) module is one of two serial I/O modules. (Generically, the EUSART is also known as a Serial Communications Interface or SCI.)

The EUSART can be configured as a full-duplex, asynchronous system that can communicate with peripheral devices, such as CRT terminals and personal computers. It can also be configured as a half-duplex synchronous system that can communicate with peripheral devices, such as A/D or D/A integrated circuits, serial EEPROMs, etc.

The Enhanced USARTx modules implement additional features, including automatic baud rate detection and calibration, automatic wake-up on Sync Break reception and 12-bit Break character transmit. These make it ideally suited for use in Local Interconnect Network bus (LIN/J2602 bus) systems.

All members of the PIC18F66K80 family are equipped with two independent EUSART modules, referred to as EUSART1 and EUSART2. They can be configured in the following modes:

- Asynchronous (full duplex) with:
 - Auto-wake-up on character reception
 - Auto-baud calibration
- 12-bit Break character transmission
- Synchronous Master (half duplex) with selectable clock polarity
- Synchronous Slave (half duplex) with selectable clock polarity

The pins of EUSART1 and EUSART2 are multiplexed with the functions with the following ports, depending on the device pin count. See Table 22-1.

Pin		EUSART1		EUSART2
Count	Port	Pins	Port	Pins
28-pin	PORTC	RC6/TX1/CK1 and RC7/RX1/DT1	PORTB	RB6/PGC/TX2/CK2/KBI2 and RB7/PGD/T3G/RX2/DT2/KBI3
40/44-pin	PORTC	RC6/TX1/CK1 and RC7/RX1/DT1	PORTD	RD6/TX2/CK2/P1C/PSP6 and RD7/RX2/DT2/P1D/PSP7
64-pin	PORTG	RG3/TX1/CK1 and RG0/RX1/DT1	PORTE	RE7/TX2/CK2 and RE6/RX2/DT2

TABLE 22-1:CONFIGURING EUSARTx PINS⁽¹⁾

Note 1: The EUSARTx control will automatically reconfigure the pin from input to output as needed.

In order to configure the pins as an EUSARTx:

- For EUSART1:
 - SPEN (RCSTA1<7>) must be set (= 1)
 - TRISx<x> must be set (= 1)
 - For Asynchronous and Synchronous Master modes, TRISx<x> must be cleared (= 0)
 - For Synchronous Slave mode, TRISx<x> must be set (= 1)

- For EUSART2:
 - SPEN (RCSTA2<7>) must be set (= 1)
 - TRISx<x> must be set (= 1)
 - For Asynchronous and Synchronous Master modes, TRISx<x> must be cleared (= 0)
 - For Synchronous Slave mode, TRISx<x> must be set (= 1)

22.1 **EUSARTx Control Registers**

The operation of each Enhanced USARTx module is controlled through three registers:

- Transmit Status and Control (TXSTAx)
- Receive Status and Control (RCSTAx)
- Baud Rate Control (BAUDCONx)

These are detailed on the following pages in Register 22-1, Register 22-2 and Register 22-3, respectively.

Throughout this section, references to Note: register and bit names that may be associated with a specific EUSART module are referred to generically by the use of 'x' in place of the specific module number. Thus, "RCSTAx" might refer to the Receive Status register for either EUSART1 or EUSART2.

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R-1	R/W-0
CSRC	TX9	TXEN ⁽¹⁾	SYNC	SENDB	BRGH	TRMT	TX9D
bit 7	·						bit
Legend:							
R = Readabl	le bit	W = Writable	bit	U = Unimplem	nented bit, rea	id as '0'	
-n = Value at	t POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	iown
bit 7	CSRC: Clock	Source Select	bit				
	<u>Asynchronou</u> Don't care.	<u>s mode:</u>					
	Synchronous	mode:					
	1 = Master m	ode (clock gen de (clock from					
bit 6		ansmit Enable I		-,			
	1 = Selects 9-	-bit transmissio	n				
	0 = Selects 8-	-bit transmissio	n				
bit 5	TXEN: Transi	mit Enable bit ⁽¹)				
	1 = Transmit 0 = Transmit						
bit 4	SYNC: EUSA	RTx Mode Sel	ect bit				
	1 = Synchron 0 = Asynchro						
bit 3	•	d Break Chara	cter bit				
				on (cleared by ha	ardware upon	completion)	
	<u>Synchronous</u> Don't care.	mode:					
bit 2	BRGH: High	Baud Rate Sel	ect bit				
	Asynchronous 1 = High spee 0 = Low spee	ed					
	Synchronous Unused in this	mode:					
bit 1	TRMT: Transı	mit Shift Regist	er Status bit				
	1 = TSR is en 0 = TSR is ful	npty					
bit 0		of Transmit Da	ita				
		ess/data bit or a					
Note 1: S	REN/CREN ove						

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R-0	R-0	R-x
SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D
oit 7							bit
_egend:							
R = Readab	le bit	W = Writable		U = Unimplem		d as '0'	
n = Value a	t POR	'1' = Bit is set		'0' = Bit is clea	ired	x = Bit is unkn	iown
L:1 7		Il Port Enable bi					
bit 7		ort is enabled (c	-	/DTv and TXv/C	Ky nine as sa	rial nort nins)	
		ort is disabled (h					
oit 6	RX9: 9-Bit R	eceive Enable b	bit				
		9-bit reception					
		8-bit reception					
bit 5	•	e Receive Enab	le bit				
	Asynchronou Don't care.	<u>is mode</u> .					
	Synchronous	s mode – Maste	<u>r:</u>				
		single receive					
		s single receive eared after recep	otion is comple	te.			
		<u>s mode – Slave:</u>					
	Don't care.						
bit 4		inuous Receive	Enable bit				
	<u>Asynchronou</u> 1 = Enables						
	0 = Disables						
	Synchronous						
		continuous rec continuous rec		le bit, CREN, is	cleared (CRE	N overrides SR	EN)
bit 3		dress Detect En					
		us mode 9-Bit (F					
		address detect					
		s address detect	-	are received and	I the ninth bit o	can be used as	a parity bit
	Don't care.	<u>us mode 9-Bit (F</u>	<u>(79 = 0)</u> .				
bit 2	FERR: Fram	ing Error bit					
		error (can be c	leared by read	ing the RCREG	x register and	receiving next	valid byte)
bit 1	OERR: Over	run Error bit					
		error (can be c	eared by clear	ing bit, CREN)			
bit 0	0 = No over	run error it of Received D	- 4 -				
	uth h		בינר				

R/W-0	R-1	R/W-x	R/W-0	R/W-0	U-0	R/W-0	R/W-0
ABDOVF	RCIDL	RXDTP	TXCKP	BRG16	_	WUE	ABDEN
bit 7							bit
Legend:							
R = Readabl	e bit	W = Writable	bit	U = Unimplem	ented bit, read	d as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ired	x = Bit is unki	nown
bit 7		uto-Baud Acquis			Dataat mada		
	(must b	rollover has occi e cleared in soft G rollover has oc	ware)		Jelect mode		
bit 6	1 = Receive	eive Operation I operation is Idle operation is acti					
bit 5	RXDTP: Re <u>Asynchrono</u> 1 = Receive	ceived Data Pola	arity Select bit verted	(Asynchronous	mode only)		
bit 4	Asynchrono	e for transmit (T)	(x) is a low lev	/el			
	<u>Synchronou</u> 1 = Idle stat	e for transmit (T) <u>s mode:</u> e for clock (CKx) e for clock (CKx)	is a high leve				
bit 3	1 = 16-bit Ba	Bit Baud Rate R aud Rate Genera ud Rate Generat	ator – SPBRG	Hx and SPBRG		RGHx value is	ignored
bit 2		nted: Read as '		o) (oopa	oouo), or <u>o</u>		gnorod
bit 1	WUE: Wake	-up Enable bit					
	hardwa	<u>us mode:</u> Tx will continue re on following ri n is not monitored	sing edge	·	ipt generated	on falling edge	e; bit cleared i
	<u>Synchronou</u> Unused in th						
bit 0		to-Baud Detect I	Enable bit				
	cleared	<u>us mode:</u> s baud rate mea: in hardware upo ate measurement	n completion		er: requires re	ception of a Sy	ync field (55h
	Synchronou Unused in th	<u>s mode:</u>		completed			

22.2 Baud Rate Generator (BRG)

The BRG is a dedicated, 8-bit or 16-bit generator that supports both the Asynchronous and Synchronous modes of the EUSARTx. By default, the BRG operates in 8-bit mode; setting the BRG16 bit (BAUDCONx<3>) selects 16-bit mode.

The SPBRGHx:SPBRGx register pair controls the period of a free-running timer. In Asynchronous mode, bits, BRGH (TXSTAx<2>) and BRG16 (BAUDCONx<3>), also control the baud rate. In Synchronous mode, BRGH is ignored. Table 22-2 shows the formula for computation of the baud rate for different EUSARTx modes which only apply in Master mode (internally generated clock).

Given the desired baud rate and FOSC, the nearest integer value for the SPBRGHx:SPBRGx registers can be calculated using the formulas in Table 22-2. From this, the error in baud rate can be determined. An example calculation is shown in Example 22-1. Typical baud rates and error values for the various Asynchronous modes are shown in Table 22-3. It may be advantageous to use

the high baud rate (BRGH = 1) or the 16-bit BRG to reduce the baud rate error, or achieve a slow baud rate for a fast oscillator frequency.

Writing a new value to the SPBRGHx:SPBRGx registers causes the BRG timer to be reset (or cleared). This ensures the BRG does not wait for a timer overflow before outputting the new baud rate.

22.2.1 OPERATION IN POWER-MANAGED MODES

The device clock is used to generate the desired baud rate. When one of the power-managed modes is entered, the new clock source may be operating at a different frequency. This may require an adjustment to the value in the SPBRGHx:SPBRGx register pair.

22.2.2 SAMPLING

The data on the RXx pin (either RC7/CANRX/RX1/DT1 or RB7/PGD/T3G/RX2/DT2/KBI3) is sampled three times by a majority detect circuit to determine if a high or a low level is present at the RXx pin.

Co	onfiguration B	its		Doud Data Cormula		
SYNC	BRG16	BRGH	BRG/EUSARTx Mode	Baud Rate Formula		
0	0	0	8-bit/Asynchronous	Fosc/[64 (n + 1)]		
0	0	1	8-bit/Asynchronous			
0	1	0	16-bit/Asynchronous	Fosc/[16 (n + 1)]		
0	1	1	16-bit/Asynchronous			
1	0	x	8-bit/Synchronous	Fosc/[4 (n + 1)]		
1	1 x		16-bit/Synchronous			

TABLE 22-2: BAUD RATE FORMULAS

Legend: x = Don't care, n = value of SPBRGHx:SPBRGx register pair

EXAMPLE 22-1: CALCULATING BAUD RATE ERROR

For a device with FOSC of 10	6 MH	z, desired baud rate of 9600, Asynchronous mode, and 8-bit BRG:
Desired Baud Rate	=	Fosc/(64 ([SPBRGHx:SPBRGx] + 1))
Solving for SPBRGHx:	SPBI	RGx:
Х	=	((FOSC/Desired Baud Rate)/64) – 1
	=	((16000000/9600)/64) – 1
	=	[25.042] = 25
Calculated Baud Rate	=	16000000/(64 (25 + 1))
	=	9615
Error	=	(Calculated Baud Rate - Desired Baud Rate)/Desired Baud Rate
	=	(9615 - 9600)/9600 = 0.16%

TABLE 22-3: REGISTERS ASSOCIATED WITH BAUD RATE GENERATOR

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
TXSTA1	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D		
RCSTA1	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D		
BAUDCON1	ABDOVF	RCIDL	RXDTP	TXCKP	BRG16	_	WUE	ABDEN		
SPBRGH1	EUSART1 B	EUSART1 Baud Rate Generator Register High Byte								
SPBRG1	EUSART1 B	EUSART1 Baud Rate Generator Register								
TXSTA2	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D		
RCSTA2	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D		
BAUDCON2	ABDOVF	RCIDL	RXDTP	TXCKP	BRG16	—	WUE	ABDEN		
SPBRGH2	EUSART2 B	aud Rate Ge	nerator Regis	ster High Byte	;					
SPBRG2	EUSART2 B	EUSART2 Baud Rate Generator Register Low Byte								
PMD0	CCP5MD	CCP4MD	CCP3MD	CCP2MD	CCP1MD	UART2MD	UART1MD	SSPMD		
SPBRG2	EUSART2 B	aud Rate Ge CCP4MD	nerator Regis	ster Low Byte	CCP1MD	-	UART1MD	SSP		

Legend: — = unimplemented, read as '0'. Shaded cells are not used by the BRG.

					SYNC	= 0, BRGH	I = 0, BRG	16 = 0				
BAUD	Fosc	: = 64.000	MHz	Fosc = 40.000 MHz			Fosc	= 20.000) MHz	Foso	: = 10.000) MHz
RATE (K)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)
0.3	—	—	—	_						_		
1.2	—	_	—	—	_	_	1.221	1.73	255	1.202	0.16	129
2.4	—	_	—	2.441	1.73	255	2.404	0.16	129	2.404	0.16	64
9.6	9.615	0.16	103	9.615	0.16	64	9.766	1.73	31	9.766	1.73	15
19.2	19.231	0.16	51	19.531	1.73	31	19.531	1.73	15	19.531	1.73	7
57.6	58.824	2.13	16	56.818	-1.36	10	62.500	8.51	4	52.083	-9.58	2
115.2	111.111	-3.55	8	125.000	8.51	4	104.167	-9.58	2	78.125	-32.18	1

TABLE 22-4:BAUD RATES FOR ASYNCHRONOUS MODES

		SYNC = 0, BRGH = 0, BRG16 = 0												
BAUD	Fos	c = 8.000	MHz	Fos	c = 4.000	MHz	Fosc = 2.000 MHz			Fos	c = 1.000	MHz		
RATE (K)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)		
0.3		_	_	0.300	0.16	207	0.300	-0.16	103	0.300	-0.16	51		
1.2	1.201	-0.16	103	1.202	0.16	51	1.201	-0.16	25	1.201	-0.16	12		
2.4	2.403	-0.16	51	2.404	0.16	25	2.403	-0.16	12	_	_	_		
9.6	9.615	-0.16	12	8.929	-6.99	6	_	_	_	_	_	_		
19.2	_	_	_	20.833	8.51	2	_	_	_	_	_	_		
57.6	—	_	_	62.500	8.51	0	—	_	_	—	_	_		
115.2	—	_	_	62.500	-45.75	0	—	_	_	—	_	_		

					SYNC	= 0, BRGH	l = 1, BRG	616 = 0				
BAUD	Fosc	= 64.000	MHz	Fosc	= 40.000) MHz	Fosc	= 20.000) MHz	Fosc	= 10.000) MHz
RATE (K)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)
0.3	—	—	—				_			_		_
1.2	—	_	—	—	_	_	—	_	_	—	_	—
2.4	—	_	—	—	_	_	—	_	_	2.441	1.73	255
9.6	_	_	_	9.766	1.73	255	9.615	0.16	129	9.615	0.16	64
19.2	19.417	1.13	207	19.231	0.16	129	19.231	0.16	64	19.531	1.73	31
57.6	59.701	3.65	68	58.140	0.94	42	56.818	-1.36	21	56.818	-1.36	10
115.2	121.212	5.22	34	113.636	-1.36	21	113.636	-1.36	10	125.000	8.51	4

		SYNC = 0, BRGH = 1, BRG16 = 0												
BAUD RATE	Fost	c = 8.000	MHz	Foso	c = 4.000	MHz	Fos	c = 2.000	MHz	Fos	c = 1.000	MHz		
(K)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)		
0.3	—	_	_	_	_	_	_	_	_	0.300	-0.16	207		
1.2	—	—	—	1.202	0.16	207	1.201	-0.16	103	1.201	-0.16	51		
2.4	2.403	-0.16	207	2.404	0.16	103	2.403	-0.16	51	2.403	-0.16	25		
9.6	9.615	-0.16	51	9.615	0.16	25	9.615	-0.16	12	_	_	_		
19.2	19.230	-0.16	25	19.231	0.16	12	_	_	_	_	_	_		
57.6	55.555	3.55	8	62.500	8.51	3	—	_	_	—	_	_		
115.2	—	—	_	125.000	8.51	1	_	—	—	_		—		

 $\ensuremath{\textcircled{}^{\odot}}$ 2010-2012 Microchip Technology Inc.

					SYNC = 0, BRGH = 0, BRG16 = 1										
BAUD	Fosc	; = 64.000	MHz	Fosc	= 40.000) MHz	Fosc	= 20.000) MHz	Fosc	= 10.000) MHz			
(K)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)			
0.3	0.300	0.00	13332	0.300	0.00	8332	0.300	0.02	4165	0.300	0.02	2082			
1.2	1.200	0.00	3332	1.200	0.02	2082	1.200	-0.03	1041	1.200	-0.03	520			
2.4	2.400	0.00	1666	2.402	0.06	1040	2.399	-0.03	520	2.404	0.16	259			
9.6	9.592	-0.08	416	9.615	0.16	259	9.615	0.16	129	9.615	0.16	64			
19.2	19.417	1.13	207	19.231	0.16	129	19.231	0.16	64	19.531	1.73	31			
57.6	59.701	3.65	68	58.140	0.94	42	56.818	-1.36	21	56.818	-1.36	10			
115.2	121.212	5.22	34	113.636	-1.36	21	113.636	-1.36	10	125.000	8.51	4			

TABLE 22-4: BAUD RATES FOR ASYNCHRONOUS MODES (CONTINUED)

					SYNC	= 0, BRGH	I = 0, BRG	616 = 1				
BAUD RATE	Fos	c = 8.000	MHz	Fos	c = 4.000	MHz	Fos	c = 2.000	MHz	Fos	c = 1.000	MHz
(K)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)
0.3	0.300	-0.04	1665	0.300	0.04	832	0.300	-0.16	415	0.300	-0.16	207
1.2	1.201	-0.16	415	1.202	0.16	207	1.201	-0.16	103	1.201	-0.16	51
2.4	2.403	-0.16	207	2.404	0.16	103	2.403	-0.16	51	2.403	-0.16	25
9.6	9.615	-0.16	51	9.615	0.16	25	9.615	-0.16	12	_	_	_
19.2	19.230	-0.16	25	19.231	0.16	12	—	_	_	—	_	_
57.6	55.555	3.55	8	62.500	8.51	3	—	_	_	—	_	_
115.2	—	—	_	125.000	8.51	1	_	—		_	—	_

				SYNC = 0	, BRGH =	= 1, BRG16	= 1 or SY	NC = 1,	BRG16 = 1									
BAUD RATE	Fosc	= 64.000	MHz	Fosc	= 40.000) MHz	Fosc	= 20.000) MHz	Fosc	= 10.000	0 MHz						
(K)	Actual Rate (K)	% Error	SPBRG value (decimal)															
0.3	0.300	0.00	53332	0.300	0.00	33332	0.300	0.00	16665	0.300	0.00	8332						
1.2	1.200	0.00	13332	1.200	0.00	8332	1.200	0.02	4165	1.200	0.02	2082						
2.4	2.400	0.00	6666	2.400	0.02	4165	2.400	0.02	2082	2.402	0.06	1040						
9.6	9.598	-0.02	1666	9.606	0.06	1040	9.596	-0.03	520	9.615	0.16	259						
19.2	19.208	0.04	832	19.193	-0.03	520	19.231	0.16	259	19.231	0.16	129						
57.6	57.348	-0.44	278	57.803	0.35	172	57.471	-0.22	86	58.140	0.94	42						
115.2	115.108	-0.08	138	114.943	-0.22	86	116.279	0.94	42	113.636	-1.36	21						

				SYNC = 0	, BRGH :	= 1, BRG16	= 1 or SY	'NC = 1,	BRG16 = 1										
BAUD	Fost	c = 8.000	MHz	Fos	c = 4.000	MHz	Fos	c = 2.000	MHz	Fos	c = 1.000	MHz							
(K)	Actual Rate (K)	% Error	SPBRG value (decimal)																
0.3	0.300	-0.01	6665	0.300	0.01	3332	0.300	-0.04	1665	0.300	-0.04	832							
1.2	1.200	-0.04	1665	1.200	0.04	832	1.201	-0.16	415	1.201	-0.16	207							
2.4	2.400	-0.04	832	2.404	0.16	415	2.403	-0.16	207	2.403	-0.16	103							
9.6	9.615	-0.16	207	9.615	0.16	103	9.615	-0.16	51	9.615	-0.16	25							
19.2	19.230	-0.16	103	19.231	0.16	51	19.230	-0.16	25	19.230	-0.16	12							
57.6	57.142	0.79	34	58.824	2.12	16	55.555	3.55	8	—	_	_							
115.2	117.647	-2.12	16	111.111	-3.55	8	—	_	—	—	_	—							

22.2.3 AUTO-BAUD RATE DETECT

The Enhanced USARTx modules support the automatic detection and calibration of baud rate. This feature is active only in Asynchronous mode and while the WUE bit is clear.

The automatic baud rate measurement sequence (Figure 22-1) begins whenever a Start bit is received and the ABDEN bit is set. The calculation is self-averaging.

In the Auto-Baud Rate Detect (ABD) mode, the clock to the BRG is reversed. Rather than the BRG clocking the incoming RXx signal, the RXx signal is timing the BRG. In ABD mode, the internal Baud Rate Generator is used as a counter to time the bit period of the incoming serial byte stream.

Once the ABDEN bit is set, the state machine will clear the BRG and look for a Start bit. The Auto-Baud Rate Detect must receive a byte with the value, 55h (ASCII "U", which is also the LIN/J2602 bus Sync character), in order to calculate the proper bit rate. The measurement is taken over both a low and a high bit time in order to minimize any effects caused by asymmetry of the incoming signal. After a Start bit, the SPBRGx begins counting up, using the preselected clock source on the first rising edge of RXx. After eight bits on the RXx pin or the fifth rising edge, an accumulated value totalling the proper BRG period is left in the SPBRGHx:SPBRGx register pair. Once the 5th edge is seen (this should correspond to the Stop bit), the ABDEN bit is automatically cleared.

If a rollover of the BRG occurs (an overflow from FFFFh to 0000h), the event is trapped by the ABDOVF status bit (BAUDCONx<7>). It is set in hardware by BRG rollovers and can be set or cleared by the user in software. ABD mode remains active after rollover events and the ABDEN bit remains set (Figure 22-2).

While calibrating the baud rate period, the BRG registers are clocked at 1/8th the preconfigured clock rate. The BRG clock will be configured by the BRG16 and BRGH bits. The BRG16 bit must be set to use both SPBRG1 and SPBRGH1 as a 16-bit counter. This allows the user to verify that no carry occurred for 8-bit modes by checking for 00h in the SPBRGHx register. Refer to Table 22-5 for counter clock rates to the BRG.

While the ABD sequence takes place, the EUSARTx state machine is held in Idle. The RCxIF interrupt is set once the fifth rising edge on RXx is detected. The value in the RCREGx needs to be read to clear the RCxIF interrupt. The contents of RCREGx should be discarded.

- Note 1: If the WUE bit is set with the ABDEN bit, Auto-Baud Rate Detection will occur on the byte *following* the Break character.
 - 2: It is up to the user to determine that the incoming character baud rate is within the range of the selected BRG clock source. Some combinations of oscillator frequency and EUSARTx baud rates are not possible due to bit error rates. Overall system timing and communication baud rates must be taken into consideration when using the Auto-Baud Rate Detection feature.
 - To maximize baud rate range, if that feature is used it is recommended that the BRG16 bit (BAUDCONx<3>) be set.

TABLE 22-5:BRG COUNTER
CLOCK RATES

BRG16	BRGH	BRG Counter Clock
0	0	Fosc/512
0	1	Fosc/128
1	0	Fosc/128
1	1	Fosc/32

22.2.3.1 ABD and EUSARTx Transmission

Since the BRG clock is reversed during ABD acquisition, the EUSARTx transmitter cannot be used during ABD. This means that whenever the ABDEN bit is set, TXREGx cannot be written to. Users should also ensure that ABDEN does not become set during a transmit sequence. Failing to do this may result in unpredictable EUSARTx operation.

BRG Value	XXXXh	0000h		001Ch
RXx pin		Start	-Edge #1 -Edge #2 -Edge #3 -Edge #4 Bit 0 Bit 1 Bit 2 Bit 3 Bit 4 Bit 5 Bit 6 Bit 7	C Edge #5
BRG Clock	דעמעבמים המתחברים במינה איני היוני היונ	www.www		D ULLHUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU
ABDEN bit	Set by User			Auto-Cleared
RCxIF bit (Interrupt)				
Read RCREGx				
SPBRGx	i		XXXXh	1Ch
SPBRGHx			XXXXh	00h

FIGURE 22-2: BRG OVERFLOW SEQUENCE



22.3 EUSARTx Asynchronous Mode

The Asynchronous mode of operation is selected by clearing the SYNC bit (TXSTAx<4>). In this mode, the EUSARTx uses standard Non-Return-to-Zero (NRZ) format (one Start bit, eight or nine data bits and one Stop bit). The most common data format is 8 bits. An on-chip, dedicated 8-bit/16-bit Baud Rate Generator can be used to derive standard baud rate frequencies from the oscillator.

The EUSARTx transmits and receives the LSb first. The EUSARTx's transmitter and receiver are functionally independent but use the same data format and baud rate. The Baud Rate Generator produces a clock, either x16 or x64 of the bit shift rate, depending on the BRGH and BRG16 bits (TXSTAx<2> and BAUDCONx<3>). Parity is not supported by the hardware but can be implemented in software and stored as the 9th data bit.

When operating in Asynchronous mode, the EUSARTx module consists of the following important elements:

- Baud Rate Generator
- Sampling Circuit
- Asynchronous Transmitter
- Asynchronous Receiver
- Auto-Wake-up on Sync Break Character
- 12-Bit Break Character Transmit
- Auto-Baud Rate Detection

22.3.1 EUSARTx ASYNCHRONOUS TRANSMITTER

The EUSARTx transmitter block diagram is shown in Figure 22-3. The heart of the transmitter is the Transmit (Serial) Shift Register (TSR). The Shift register obtains its data from the Read/Write Transmit Buffer register, TXREGx. The TXREGx register is loaded with data in software. The TSR register is not loaded until the Stop bit has been transmitted from the previous load. As soon as the Stop bit is transmitted, the TSR is loaded with new data from the TXREGx register (if available).

Once the TXREGx register transfers the data to the TSR register (occurs in one TcY), the TXREGx register is empty and the TXxIF flag bit is set. This interrupt can be enabled or disabled by setting or clearing the interrupt enable bit, TXxIE. TXxIF will be set regardless of the state of TXxIE; it cannot be cleared in software. TXxIF is also not cleared immediately upon loading TXREGx, but becomes valid in the second instruction cycle following the load instruction. Polling TXxIF immediately following a load of TXREGx will return invalid results.

While TXxIF indicates the status of the TXREGx register; another bit, TRMT (TXSTAx<1>), shows the status of the TSR register. TRMT is a read-only bit which is set when the TSR register is empty. No interrupt logic is tied to this bit so the user has to poll this bit in order to determine if the TSR register is empty.

Note 1:	The TSR register is not mapped in data memory, so it is not available to the user.
2:	Flag bit, TXxIF, is set when enable bit, TXEN, is set.

To set up an Asynchronous Transmission:

- Initialize the SPBRGHx:SPBRGx registers for the appropriate baud rate. Set or clear the BRGH and BRG16 bits, as required, to achieve the desired baud rate.
- 2. Enable the asynchronous serial port by clearing bit, SYNC, and setting bit, SPEN.
- 3. If interrupts are desired, set enable bit, TXxIE.
- 4. If 9-bit transmission is desired, set transmit bit, TX9. Can be used as address/data bit.
- 5. Enable the transmission by setting bit, TXEN, which will also set bit, TXxIF.
- 6. If 9-bit transmission is selected, the ninth bit should be loaded in bit, TX9D.
- 7. Load data to the TXREGx register (starts transmission).
- 8. If using interrupts, ensure that the GIE and PEIE bits (INTCON<7:6>) are set.

FIGURE 22-3: EUSARTX TRANSMIT BLOCK DIAGRAM





FIGURE 22-5: ASYNCHRONOUS TRANSMISSION (BACK-TO-BACK)



TADLE 22-0.	REGIST	-10 40000						
Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF
PIR1	PSPIF	ADIF	RC1IF	TX1IF	SSPIF	TMR1GIF	TMR2IF	TMR1IF
PIE1	PSPIE	ADIE	RC1IE	TX1IE	SSPIE	TMR1GIE	TMR2IE	TMR1IE
IPR1	PSPIP	ADIP	RC1IP	TX1IP	SSPIP	TMR1GIP	TMR2IP	TMR1IP
PIR3	—	_	RC2IF	TX2IF	CTMUIF	CCP2IF	CCP1IF	
PIE3	—	_	RC2IE	TX2IE	CTMUIE	CCP2IE	CCP1IE	_
IPR3	—	_	RC2IP	TX2IP	CTMUIP	CCP2IP	CCP1IP	_
RCSTA1	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D
TXREG1	EUSART1 T	ransmit Regi	ster					
TXSTA1	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D
BAUDCON1	ABDOVF	RCIDL	RXDTP	TXCKP	BRG16	—	WUE	ABDEN
SPBRGH1	EUSART1 E	aud Rate Ge	enerator Regi	ister High By	te			
SPBRG1	EUSART1 E	aud Rate Ge	enerator Regi	ister Low Byt	е			
RCSTA2	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D
TXREG2	EUSART2 T	ransmit Regi	ster					
TXSTA2	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D
BAUDCON2	ABDOVF	RCIDL	RXDTP	TXCKP	BRG16	—	WUE	ABDEN
SPBRGH2	EUSART2 E	aud Rate Ge	enerator Regi	ister High By	te			
SPBRG2	EUSART2 E	aud Rate Ge	enerator Regi	ister Low Byt	е			
PMD0	CCP5MD	CCP4MD	CCP3MD	CCP2MD	CCP1MD	UART2MD	UART1MD	SSPMD
ODCON	SSPOD	CCP5OD	CCP4OD	CCP3OD	CCP2OD	CCP10D	U2OD	U10D
legend:	unimplomon	ted locations	road as '0'	Shadad colle	aro not usor	for asynchr	anoue tranem	ionion

TABLE 22-6: REGISTERS ASSOCIATED WITH ASYNCHRONOUS TRANSMISSION

Legend: — = unimplemented locations read as '0'. Shaded cells are not used for asynchronous transmission.

22.3.2 EUSARTx ASYNCHRONOUS RECEIVER

The receiver block diagram is shown in Figure 22-6. The data is received on the RXx pin and drives the data recovery block. The data recovery block is actually a high-speed shifter operating at x16 times the baud rate, whereas the main receive serial shifter operates at the bit rate or at Fosc. This mode would typically be used in RS-232 systems.

To set up an Asynchronous Reception:

- Initialize the SPBRGHx:SPBRGx registers for 1. the appropriate baud rate. Set or clear the BRGH and BRG16 bits, as required, to achieve the desired baud rate.
- Enable the asynchronous serial port by clearing 2 bit, SYNC, and setting bit, SPEN.
- 3. If interrupts are desired, set enable bit, RCxIE.
- 4. If 9-bit reception is desired, set bit, RX9.
- 5. Enable the reception by setting bit, CREN.
- 6. Flag bit, RCxIF, will be set when reception is complete and an interrupt will be generated if enable bit, RCxIE, was set.
- 7. Read the RCSTAx register to get the 9th bit (if enabled) and determine if any error occurred during reception.
- 8. Read the 8-bit received data by reading the RCREGx register.
- If any error occurred, clear the error by clearing 9. enable bit, CREN.
- 10. If using interrupts, ensure that the GIE and PEIE bits (INTCON<7:6>) are set.

SETTING UP 9-BIT MODE WITH 22.3.3 ADDRESS DETECT

This mode would typically be used in RS-485 systems. To set up an Asynchronous Reception with Address Detect Enable:

- Initialize the SPBRGHx:SPBRGx registers for 1. the appropriate baud rate. Set or clear the BRGH and BRG16 bits, as required, to achieve the desired baud rate.
- 2. Enable the asynchronous serial port by clearing the SYNC bit and setting the SPEN bit.
- If interrupts are required, set the RCEN bit and 3. select the desired priority level with the RCxIP bit.
- 4. Set the RX9 bit to enable 9-bit reception.
- 5. Set the ADDEN bit to enable address detect.
- 6. Enable reception by setting the CREN bit.
- 7. The RCxIF bit will be set when reception is complete. The interrupt will be Acknowledged if the RCxIE and GIE bits are set.
- 8. Read the RCSTAx register to determine if any error occurred during reception, as well as read bit 9 of data (if applicable).
- 9. Read RCREGx to determine if the device is being addressed.
- 10. If any error occurred, clear the CREN bit.
- 11. If the device has been addressed, clear the ADDEN bit to allow all received data into the receive buffer and interrupt the CPU.



FIGURE 22-6: EUSARTX RECEIVE BLOCK DIAGRAM

FIGURE 22-7: ASYNCHRONOUS RECEPTION



TABLE 22-7: REGISTERS ASSOCIATED WITH ASYNCHRONOUS RECEPTION

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF
PIR1	PSPIF	ADIF	RC1IF	TX1IF	SSPIF	TMR1GIF	TMR2IF	TMR1IF
PIE1	PSPIE	ADIE	RC1IE	TX1IE	SSPIE	TMR1GIE	TMR2IE	TMR1IE
IPR1	PSPIP	ADIP	RC1IP	TX1IP	SSPIP	TMR1GIP	TMR2IP	TMR1IP
PIR3	_	_	RC2IF	TX2IF	CTMUIF	CCP2IF	CCP1IF	_
PIE3	—	_	RC2IE	TX2IE	CTMUIE	CCP2IE	CCP1IE	
IPR3	_	_	RC2IP	TX2IP	CTMUIP	CCP2IP	CCP1IP	_
RCSTA1	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D
RCREG1	EUSART1 R	Receive Regist	ter					
TXSTA1	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D
BAUDCON1	ABDOVF	RCIDL	RXDTP	TXCKP	BRG16	—	WUE	ABDEN
SPBRGH1	EUSART1 B	aud Rate Ger	nerator Regis	ster High Byte	9			
SPBRG1	EUSART1 B	aud Rate Ger	nerator Regis	ster				
RCSTA2	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D
RCREG2	EUSART2 R	Receive Regist	ter					
TXSTA2	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D
BAUDCON2	ABDOVF	RCIDL	RXDTP	TXCKP	BRG16	—	WUE	ABDEN
SPBRGH2	EUSART2 B	aud Rate Ger	nerator Regis	ster High Byte	9			
SPBRG2	EUSART2 B	aud Rate Ger	nerator Regis	ster Low Byte	;			
PMD0	CCP5MD	CCP4MD	CCP3MD	CCP2MD	CCP1MD	UART2MD	UART1MD	SSPMD
ODCON	SSPOD	CCP5OD	CCP4OD	CCP3OD	CCP2OD	CCP10D	U2OD	U10D

Legend: — = unimplemented locations read as '0'. Shaded cells are not used for asynchronous reception.

22.3.4 AUTO-WAKE-UP ON SYNC BREAK CHARACTER

During Sleep mode, all clocks to the EUSARTx are suspended. Because of this, the Baud Rate Generator is inactive and a proper byte reception cannot be performed. The auto-wake-up feature allows the controller to wake-up due to activity on the RXx/DTx line while the EUSARTx is operating in Asynchronous mode.

The auto-wake-up feature is enabled by setting the WUE bit (BAUDCONx<1>). Once set, the typical receive sequence on RXx/DTx is disabled and the EUSARTx remains in an Idle state, monitoring for a wake-up event independent of the CPU mode. A wake-up event consists of a high-to-low transition on the RXx/DTx line. (This coincides with the start of a Sync Break or a Wake-up Signal character for the LIN/J2602 protocol.)

Following a wake-up event, the module generates an RCxIF interrupt. The interrupt is generated synchronously to the Q clocks in normal operating modes (Figure 22-8) and asynchronously if the device is in Sleep mode (Figure 22-9). The interrupt condition is cleared by reading the RCREGx register.

The WUE bit is automatically cleared once a low-to-high transition is observed on the RXx line following the wake-up event. At this point, the EUSARTx module is in Idle mode and returns to normal operation. This signals to the user that the Sync Break event is over.

22.3.4.1 Special Considerations Using Auto-Wake-up

Since auto-wake-up functions by sensing rising edge transitions on RXx/DTx, information with any state changes before the Stop bit may signal a false End-of-Character (EOC) and cause data or framing errors. To work properly, therefore, the initial character in the transmission must be all '0's. This can be 00h (8 bytes) for standard RS-232 devices or 000h (12 bits) for LIN/J2602 bus.

Oscillator start-up time must also be considered, especially in applications using oscillators with longer start-up intervals (i.e., HS or HSPLL mode). The Sync Break (or Wake-up Signal) character must be of sufficient length and be followed by a sufficient interval to allow enough time for the selected oscillator to start and provide proper initialization of the EUSARTx.

22.3.4.2 Special Considerations Using the WUE Bit

The timing of WUE and RCxIF events may cause some confusion when it comes to determining the validity of received data. As noted, setting the WUE bit places the EUSARTx in an Idle mode. The wake-up event causes a receive interrupt by setting the RCxIF bit. The WUE bit is cleared after this when a rising edge is seen on RXx/DTx. The interrupt condition is then cleared by reading the RCREGx register. Ordinarily, the data in RCREGx will be dummy data and should be discarded.

The fact that the WUE bit has been cleared (or is still set) and the RCxIF flag is set should not be used as an indicator of the integrity of the data in RCREGx. Users should consider implementing a parallel method in firmware to verify received data integrity.

To assure that no actual data is lost, check the RCIDL bit to verify that a receive operation is not in process. If a receive operation is not occurring, the WUE bit may then be set just prior to entering the Sleep mode.

FIGURE 22-8: AUTO-WAKE-UP BIT (WUE) TIMINGS DURING NORMAL OPERATION



FIGURE 22-9: AUTO-WAKE-UP BIT (WUE) TIMINGS DURING SLEEP



22.3.5 BREAK CHARACTER SEQUENCE

The EUSARTx module has the capability of sending the special Break character sequences that are required by the LIN/J2602 bus standard. The Break character transmit consists of a Start bit, followed by twelve '0' bits and a Stop bit. The Frame Break character is sent whenever the SENDB and TXEN bits (TXSTAx<3> and TXSTAx<5>, respectively) are set while the Transmit Shift Register is loaded with data. Note that the value of data written to TXREGx will be ignored and all '0's will be transmitted.

The SENDB bit is automatically reset by hardware after the corresponding Stop bit is sent. This allows the user to preload the transmit FIFO with the next transmit byte following the Break character (typically, the Sync character in the LIN/J2602 specification).

Note that the data value written to the TXREGx for the Break character is ignored. The write simply serves the purpose of initiating the proper sequence.

The TRMT bit indicates when the transmit operation is active or Idle, just as it does during normal transmission. See Figure 22-10 for the timing of the Break character sequence.

22.3.5.1 Break and Sync Transmit Sequence

The following sequence will send a message frame header made up of a Break, followed by an Auto-Baud Sync byte. This sequence is typical of a LIN/J2602 bus master.

- 1. Configure the EUSARTx for the desired mode.
- 2. Set the TXEN and SENDB bits to set up the Break character.
- 3. Load the TXREGx with a dummy character to initiate transmission (the value is ignored).
- 4. Write '55h' to TXREGx to load the Sync character into the transmit FIFO buffer.
- 5. After the Break has been sent, the SENDB bit is reset by hardware. The Sync character now transmits in the preconfigured mode.

When the TXREGx becomes empty, as indicated by the TXxIF, the next data byte can be written to TXREGx.

22.3.6 RECEIVING A BREAK CHARACTER

The Enhanced USARTx modules can receive a Break character in two ways.

The first method forces configuration of the baud rate at a frequency of 9/13 the typical speed. This allows for the Stop bit transition to be at the correct sampling location (13 bits for Break versus Start bit and 8 data bits for typical data).

The second method uses the auto-wake-up feature described in Section 22.3.4 "Auto-Wake-up on Sync Break Character". By enabling this feature, the EUSARTx will sample the next two transitions on RXx/DTx, cause an RCxIF interrupt and receive the next data byte followed by another interrupt.

Note that following a Break character, the user will typically want to enable the Auto-Baud Rate Detect feature. For both methods, the user can set the ABDEN bit once the TXxIF interrupt is observed.



FIGURE 22-10: SEND BREAK CHARACTER SEQUENCE

22.4 EUSARTx Synchronous Master Mode

The Synchronous Master mode is entered by setting the CSRC bit (TXSTAx<7>). In this mode, the data is transmitted in a half-duplex manner (i.e., transmission and reception do not occur at the same time). When transmitting data, the reception is inhibited and vice versa. Synchronous mode is entered by setting bit, SYNC (TXSTAx<4>). In addition, enable bit, SPEN (RCSTAx<7>), is set in order to configure the TXx and RXx pins to CKx (clock) and DTx (data) lines, respectively.

The Master mode indicates that the processor transmits the master clock on the CKx line. Clock polarity is selected with the TXCKP bit (BAUDCONx<4>). Setting TXCKP sets the Idle state on CKx as high, while clearing the bit sets the Idle state as low. This option is provided to support Microwire devices with this module.

22.4.1 EUSARTx SYNCHRONOUS MASTER TRANSMISSION

The EUSARTx transmitter block diagram is shown in Figure 22-3. The heart of the transmitter is the Transmit (Serial) Shift Register (TSR). The shift register obtains its data from the Read/Write Transmit Buffer register, TXREGx. The TXREGx register is loaded with data in software. The TSR register is not loaded until the last bit has been transmitted from the previous load. As soon as the last bit is transmitted, the TSR is loaded with new data from the TXREGx (if available).

Once the TXREGx register transfers the data to the TSR register (occurs in one TcY), the TXREGx is empty and the TXxIF flag bit is set. The interrupt can be enabled or disabled by setting or clearing the interrupt enable bit, TXxIE. TXxIF is set regardless of the state of enable bit, TXxIE; it cannot be cleared in software. It will reset only when new data is loaded into the TXREGx register.

While flag bit, TXxIF, indicates the status of the TXREGx register, another bit, TRMT (TXSTAx<1>), shows the status of the TSR register. TRMT is a read-only bit which is set when the TSR is empty. No interrupt logic is tied to this bit, so the user must poll this bit in order to determine if the TSR register is empty. The TSR is not mapped in data memory so it is not available to the user.

To set up a Synchronous Master Transmission:

- Initialize the SPBRGHx:SPBRGx registers for the appropriate baud rate. Set or clear the BRG16 bit, as required, to achieve the desired baud rate.
- 2. Enable the synchronous master serial port by setting bits, SYNC, SPEN and CSRC.
- 3. If interrupts are desired, set enable bit, TXxIE.
- 4. If 9-bit transmission is desired, set bit, TX9.
- 5. Enable the transmission by setting bit, TXEN.
- 6. If 9-bit transmission is selected, the ninth bit should be loaded in bit, TX9D.
- 7. Start transmission by loading data to the TXREGx register.
- 8. If using interrupts, ensure that the GIE and PEIE bits (INTCON<7:6>) are set.



FIGURE 22-11: SYNCHRONOUS TRANSMISSION



FIGURE 22-12: SYNCHRONOUS TRANSMISSION (THROUGH TXEN)

TABLE 22-8:	REGISTERS ASSOCIATED WITH SYNCHRONOUS MASTER TRANSMISSION

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF
PIR1	PSPIF	ADIF	RC1IF	TX1IF	SSPIF	TMR1GIF	TMR2IF	TMR1IF
PIE1	PSPIE	ADIE	RC1IE	TX1IE	SSPIE	TMR1GIE	TMR2IE	TMR1IE
IPR1	PSPIP	ADIP	RC1IP	TX1IP	SSPIP	TMR1GIP	TMR2IP	TMR1IP
PIR3	_	_	RC2IF	TX2IF	CTMUIF	CCP2IF	CCP1IF	_
PIE3	—	—	RC2IE	TX2IE	CTMUIE	CCP2IE	CCP1IE	—
IPR3	—	—	RC2IP	TX2IP	CTMUIP	CCP2IP	CCP1IP	—
RCSTA1	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D
TXREG1	EUSART1 T	ransmit Regis	ster					
TXSTA1	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D
BAUDCON1	ABDOVF	RCIDL	RXDTP	TXCKP	BRG16	—	WUE	ABDEN
SPBRGH1	EUSART1 E	Baud Rate Ge	nerator Regis	ster High Byt	е			
SPBRG1	EUSART1 E	Baud Rate Ge	nerator Regis	ster Low Byte	9			
RCSTA2	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D
TXREG2	EUSART2 T	ransmit Regis	ster					
TXSTA2	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D
BAUDCON2	ABDOVF	RCIDL	RXDTP	TXCKP	BRG16	—	WUE	ABDEN
SPBRGH2	EUSART2 E	Baud Rate Ge	nerator Regis	ster High Byt	е			
SPBRG2	EUSART2 E	Baud Rate Ge	nerator Regis	ster Low Byte	9			
PMD0	CCP5MD	CCP4MD	CCP3MD	CCP2MD	CCP1MD	UART2MD	UART1MD	SSPMD
ODCON	SSPOD	CCP5OD	CCP4OD	CCP3OD	CCP2OD	CCP10D	U2OD	U10D

Legend: — = unimplemented, read as '0'. Shaded cells are not used for synchronous master transmission.

22.4.2 EUSARTx SYNCHRONOUS MASTER RECEPTION

Once Synchronous mode is selected, reception is enabled by setting either the Single Receive Enable bit, SREN (RCSTAx<5>) or the Continuous Receive Enable bit, CREN (RCSTAx<4>). Data is sampled on the RXx pin on the falling edge of the clock.

If enable bit, SREN, is set, only a single word is received. If enable bit, CREN, is set, the reception is continuous until CREN is cleared. If both bits are set, then CREN takes precedence.

To set up a Synchronous Master Reception:

FIGURE 22-13

- 1. Initialize the SPBRGHx:SPBRGx registers for the appropriate baud rate. Set or clear the BRG16 bit, as required, to achieve the desired baud rate.
- 2. Enable the synchronous master serial port by setting bits, SYNC, SPEN and CSRC.

- 3. Ensure bits, CREN and SREN, are clear.
- 4. If interrupts are desired, set enable bit, RCxIE.
- 5. If 9-bit reception is desired, set bit, RX9.
- 6. If a single reception is required, set bit, SREN. For continuous reception, set bit, CREN.
- 7. Interrupt flag bit, RCxIF, will be set when reception is complete and an interrupt will be generated if the enable bit, RCxIE, was set.
- 8. Read the RCSTAx register to get the 9th bit (if enabled) and determine if any error occurred during reception.
- 9. Read the 8-bit received data by reading the RCREGx register.
- 10. If any error occurred, clear the error by clearing bit, CREN.
- 11. If using interrupts, ensure that the GIE and PEIE bits (INTCON<7:6>) are set.

RC7/CANRX/ RX1/DT1/CCP4	-	\mathbf{X}	bit 0	\times	bit 1	\ge	bit 2	\searrow	bit 3	X	bit 4	\ge	bit 5	\times	bit 6	\geq	bit 7	į	
RC6/CANTX/TX1/ K1/CCP3 (TXCKP = 0)	1 7 1												:		:				
RC6/CANTX/TX1/ K1/CCP3 (TXCKP = 0)	1 1 1	; ;			; 		; 				; :		; 		; ;		;	;	
Write to bit, SREN	ц́—	, , , ,			1 1 1 1		• • • •) 		, , , ,		:		1 1 1 1		1 1 1 1		
SREN bit	Ŀ				1 1 1		1		<u>.</u>		1 1 1		• •		1				
CREN bit '0'					,										i i		,	Ì	
RC1IF bit (Interrupt)	, ,				1 1 1		1 1 1		1 1 1		1 1 1		• • •				ו ו ו	; ;	~
Read RCREG1	1 1	, , ,			, , ,		• • •))		• • •		• • •		, , ,) 	י י י	

SYNCHRONOUS RECEPTION (MASTER MODE SREN)

REGISTERS ASSOCIATED WITH STNCHRONOUS MASTER RECEPTION									
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF		
PSPIF	ADIF	RC1IF	TX1IF	SSPIF	TMR1GIF	TMR2IF	TMR1IF		
PSPIE	ADIE	RC1IE	TX1IE	SSPIE	TMR1GIE	TMR2IE	TMR1IE		
PSPIP	ADIP	RC1IP	TX1IP	SSPIP	TMR1GIP	TMR2IP	TMR1IP		
—	—	RC2IF	TX2IF	CTMUIF	CCP2IF	CCP1IF	—		
_	_	RC2IE	TX2IE	CTMUIE	CCP2IE	CCP1IE	_		
—	—	RC2IP	TX2IP	CTMUIP	CCP2IP	CCP1IP	_		
SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D		
EUSART1 Receive Register									
CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D		
ABDOVF	RCIDL	RXDTP	TXCKP	BRG16	_	WUE	ABDEN		
EUSART1 Baud Rate Generator Register High Byte									
EUSART1 Ba	aud Rate Ger	erator Regi	ster Low Byt	te					
SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D		
EUSART2 R	eceive Regist	er							
CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D		
ABDOVF	RCIDL	RXDTP	TXCKP	BRG16	_	WUE	ABDEN		
EUSART2 Ba	aud Rate Ger	erator Regi	ster High By	te					
EUSART2 Ba	EUSART2 Baud Rate Generator Register Low Byte								
CCP5MD	CCP4MD	CCP3MD	CCP2MD	CCP1MD	UART2MD	UART1MD	SSPMD		
SSPOD	CCP5OD	CCP4OD	CCP3OD	CCP2OD	CCP10D	U2OD	U10D		
Legend: — = unimplemented, read as '0'. Shaded cells are not used for synchronous master reception.									
	Bit 7 GIE/GIEH PSPIF PSPIF PSPIP — SPEN EUSART1 R CSRC ABDOVF EUSART1 B EUSART1 B SPEN EUSART1 B CSRC ABDOVF EUSART2 B EUSART2 B CCP5MD SSPOD	Bit 7Bit 6GIE/GIEHPEIE/GIELPSPIFADIFPSPIEADIEPSPIPADIP——————————SPENRX9EUSART1 R=ceive RegistCSRCTX9ABDOVFRCIDLEUSART1 B=∪ Rate GerSPENRX9EUSART1 B=∪ Rate GerSPENRX9EUSART2 R=ceive RegistCSRCTX9ABDOVFRCIDLEUSART2 R=ceive RegistCSRCTX9ABDOVFRCIDLEUSART2 B=∪ Rate GerEUSART2 B=∪ Rate GerEUSART2 B=∪ Rate GerEUSART2 B=∪ Rate GerSSPODCCP4MDSSPODCCP50D	Bit 7Bit 6Bit 5GIE/GIEHPEIE/GIELTMR0IEPSPIFADIFRC1IFPSPIEADIERC1IEPSPIPADIPRC1IPRC2IFRC2IERC2IPSPENRX9SRENEUSART1 R=ceive RegisterTXENABDOVFRCIDLRXDTPEUSART1 B=ud Rate Gen=rator RegisterSPENRX9SRENEUSART1 B=ud Rate Gen=rator RegisterSPENRX9SRENEUSART2 R=ceive RegisterCSRCTX9ABDOVFRCIDLRX9SRENEUSART2 B=ud Rate Gen=rator RegisterCSRCTX9TXENABDOVFABDOVFRCIDLRXDTPEUSART2 B=ud Rate Gen=rator RegisterCCP5MDCCP4MDCCP5MDCCP3MDSSPODCCP50DCCP40D	Bit 7Bit 6Bit 5Bit 4GIE/GIEHPEIE/GIELTMROIEINTOIEPSPIFADIFRC1IFTX1IFPSPIEADIERC1IETX1IEPSPIPADIPRC1IPTX1IPRC2IFTX2IFRC2IETX2IERC2IPTX2IPSPENRX9SRENCRENEUSART1 Receive RegisterTXENSYNCABDOVFRCIDLRXDTPTXCKPEUSART1 Baud Rate Generator Register High ByEUSART1 Baud Rate Generator Register Low BySPENRX9SRENCRENEUSART2 Receive RegisterTXENSYNCABDOVFRCIDLRXDTPTXCKPEUSART2 Baud Rate Generator Register High ByEUSART2 Baud Rate Generator Register High ByEUSART2 Baud Rate Generator Register High ByEUSART2 Baud Rate Generator Register Low BySPODCCP4MDCCP3MDCCP2MDSSPODCCP5ODCCP40DCCP30D	Bit 7Bit 6Bit 5Bit 4Bit 3GIE/GIEHPEIE/GIELTMR0IEINT0IERBIEPSPIFADIFRC1IFTX1IFSSPIFPSPIEADIERC1IETX1IESSPIEPSPIPADIPRC1IPTX1IPSSPIPRC2IFTX2IFCTMUIFRC2IETX2IECTMUIFRC2IPTX2IPCTMUIPSPENRX9SRENCRENADDENEUSART1 Receive RegisterTXENSYNCSENDBABDOVFRCIDLRXDTPTXCKPBRG16EUSART1 Baud Rate Generator Register Low ByteEUSART1 Baud Rate Generator Register Low ByteADDENEUSART2 Receive RegisterTXENSYNCSENDBABDOVFRCIDLRXDTPTXCKPBRG16EUSART2 Baud Rate Generator Register Low ByteSENDBADDENEUSART2 Baud Rate Generator Register High ByteEUSART2 Baud Rate Generator Register Low ByteEUSART2 Baud Rate Generator Register Low ByteCCP5MDCCP4MDCCP3MDCCP2MDCCP5MDCCP4MDCCP3MDCCP2MDSSPODCCP5ODCCP40DCCP30DSSPODCCP50DCCP40DCCP30D	Bit 7Bit 6Bit 5Bit 4Bit 3Bit 2GIE/GIEHPEIE/GIELTMROIEINTOIERBIETMROIFPSPIFADIFRC1IFTX1IFSSPIFTMR1GIFPSPIEADIERC1IETX1IESSPIETMR1GIEPSPIPADIPRC1IPTX1IPSSPIPTMR1GIPRC2IFTX2IFCTMUIFCCP2IFRC2IETX2IECTMUIECCP2IERC2IPTX2IPCTMUIPCCP2IPSPENRX9SRENCRENADDENFERREUSART1 Receive RegisterTXCKPBRG16EUSART1 Baud Rate Generator Register High ByteEUSART1 Baud Rate Generator Register Low ByteFERRSPENRX9SRENCRENADDENFERREUSART2 Receive RegisterSYNCSENDBBRGHABDOVFRCIDLRXDTPTXCKPBRG16EUSART2 Baud Rate Generator Register High ByteEUSART2 Baud Rate Generator Register Low ByteCCP1MDUART2MDSSPODCCP50DCCP40DCCP30DCCP10DCCP10DSSPODCCP50DCCP40DCCP30DCCP10DCCP10D	Bit 7Bit 6Bit 5Bit 4Bit 3Bit 2Bit 1GIE/GIEHPEIE/GIELTMR0IEINT0IERBIETMR0IFINT0IFPSPIFADIFRC1IFTX1IFSSPIFTMR1GIFTMR2IFPSPIEADIERC1IETX1IESSPIETMR1GIETMR2IEPSPIPADIPRC1IPTX1IPSSPIPTMR1GIPTMR2IPRC2IFTX2IFCTMUIFCCP2IFCCP1IFRC2IETX2IECTMUIECCP2IECCP1IPSPENRX9SRENCRENADDENFERROERREUSART1 Receive RegisterTXENSYNCSENDBBRGHTRMTABDOVFRCIDLRXDTPTXCKPBRG16WUEEUSART1 Baud Rate Generator Register High ByteEUSART1 Baud Rate Generator Register Low ByteSPENRX9SRENCRENADDENFERROERREUSART2 Receive RegisterCSRCTX9TXENSYNCSENDBBRGHTRMTABDOVFRCIDLRXDTPTXCKPBRG16WUEEUSART2 Baud Rate Generator Register High ByteEUSART2 Baud Rate Generator Register Low ByteCCP5MDCCP4MDCCP3MDCCP1MDUART1MDSSPODCCP5ODCCP4ODCCP3ODCCP10DU2OD		

TABLE 22-9: REGISTERS ASSOCIATED WITH SYNCHRONOUS MASTER RECEPTION

22.5 EUSARTx Synchronous Slave Mode

Synchronous Slave mode is entered by clearing bit, CSRC (TXSTAx<7>). This mode differs from the Synchronous Master mode in that the shift clock is supplied externally at the CKx pin (instead of being supplied internally in Master mode). This allows the device to transfer or receive data while in any low-power mode.

22.5.1 EUSARTx SYNCHRONOUS SLAVE TRANSMISSION

The operation of the Synchronous Master and Slave modes is identical, except in the case of Sleep mode.

If two words are written to the TXREGx and then the SLEEP instruction is executed, the following will occur:

- a) The first word will immediately transfer to the TSR register and transmit.
- b) The second word will remain in the TXREGx register.
- c) Flag bit, TXxIF, will not be set.
- When the first word has been shifted out of TSR, the TXREGx register will transfer the second word to the TSR and flag bit, TXxIF, will now be set.

e) If enable bit, TXxIE, is set, the interrupt will wake the chip from Sleep. If the global interrupt is enabled, the program will branch to the interrupt vector.

To set up a Synchronous Slave Transmission:

- 1. Enable the synchronous slave serial port by setting bits, SYNC and SPEN, and clearing bit, CSRC.
- 2. Clear bits, CREN and SREN.
- 3. If interrupts are desired, set enable bit, TXxIE.
- 4. If 9-bit transmission is desired, set bit, TX9.
- 5. Enable the transmission by setting enable bit, TXEN.
- 6. If 9-bit transmission is selected, the ninth bit should be loaded in bit, TX9D.
- 7. Start transmission by loading data to the TXREGx register.
- 8. If using interrupts, ensure that the GIE and PEIE bits (INTCON<7:6>) are set.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	
PIR1	PSPIF	ADIF	RC1IF	TX1IF	SSPIF	TMR1GIF	TMR2IF	TMR1IF	
PIE1	PSPIE	ADIE	RC1IE	TX1IE	SSPIE	TMR1GIE	TMR2IE	TMR1IE	
IPR1	PSPIP	ADIP	RC1IP	TX1IP	SSPIP	TMR1GIP	TMR2IP	TMR1IP	
PIR3	_	_	RC2IF	TX2IF	CTMUIF	CCP2IF	CCP1IF	_	
PIE3	—	_	RC2IE	TX2IE	CTMUIE	CCP2IE	CCP1IE	_	
IPR3	—	_	RC2IP	TX2IP	CTMUIP	CCP2IP	CCP1IP		
RCSTA1	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	
TXREG1	EUSART1 Transmit Register								
TXSTA1	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	
BAUDCON1	ABDOVF	RCIDL	RXDTP	TXCKP	BRG16	—	WUE	ABDEN	
SPBRGH1	EUSART1 B	aud Rate Ge	nerator Regi	ster High Byt	e				
SPBRG1	EUSART1 B	aud Rate Ge	nerator Regi	ster Low Byte	е				
RCSTA2	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	
TXREG2	EUSART2 T	ransmit Regis	ster						
TXSTA2	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	
BAUDCON2	ABDOVF	RCIDL	RXDTP	TXCKP	BRG16	—	WUE	ABDEN	
SPBRGH2	EUSART2 B	aud Rate Ge	nerator Regi	ster High Byt	e				
SPBRG2	EUSART2 B	aud Rate Ge	nerator Regi	ster Low Byte	e				
PMD0	CCP5MD	CCP4MD	CCP3MD	CCP2MD	CCP1MD	UART2MD	UART1MD	SSPMD	
ODCON	SSPOD	CCP5OD	CCP4OD	CCP3OD	CCP2OD	CCP10D	U2OD	U10D	

TABLE 22-10: REGISTERS ASSOCIATED WITH SYNCHRONOUS SLAVE TRANSMISSION

Legend: — = unimplemented, read as '0'. Shaded cells are not used for synchronous slave transmission.

22.5.2 EUSARTX SYNCHRONOUS SLAVE RECEPTION

The operation of the Synchronous Master and Slave modes is identical, except in the case of Sleep, or any Idle mode and bit, SREN, which is a "don't care" in Slave mode.

If receive is enabled by setting the CREN bit prior to entering Sleep or any Idle mode, then a word may be received while in this low-power mode. Once the word is received, the RSR register will transfer the data to the RCREGx register. If the RCxIE enable bit is set, the interrupt generated will wake the chip from the low-power mode. If the global interrupt is enabled, the program will branch to the interrupt vector. To set up a Synchronous Slave Reception:

- Enable the synchronous master serial port by setting bits, SYNC and SPEN, and clearing bit, CSRC.
- 2. If interrupts are desired, set enable bit, RCxIE.
- 3. If 9-bit reception is desired, set bit, RX9.
- 4. To enable reception, set enable bit, CREN.
- 5. Flag bit, RCxIF, will be set when reception is complete. An interrupt will be generated if enable bit, RCxIE, was set.
- 6. Read the RCSTAx register to get the 9th bit (if enabled) and determine if any error occurred during reception.
- 7. Read the 8-bit received data by reading the RCREGx register.
- 8. If any error occurred, clear the error by clearing bit, CREN.
- 9. If using interrupts, ensure that the GIE and PEIE bits (INTCON<7:6>) are set.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	
PIR1	PSPIF	ADIF	RC1IF	TX1IF	SSPIF	TMR1GIF	TMR2IF	TMR1IF	
PIE1	PSPIE	ADIE	RC1IE	TX1IE	SSPIE	TMR1GIE	TMR2IE	TMR1IE	
IPR1	PSPIP	ADIP	RC1IP	TX1IP	SSPIP	TMR1GIP	TMR2IP	TMR1IP	
PIR3	_	_	RC2IF	TX2IF	CTMUIF	CCP2IF	CCP1IF	—	
PIE3	_	_	RC2IE	TX2IE	CTMUIE	CCP2IE	CCP1IE	—	
IPR3	—		RC2IP	TX2IP	CTMUIP	CCP2IP	CCP1IP	—	
RCSTA1	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	
RCREG1	EUSART1 Receive Register								
TXSTA1	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	
BAUDCON1	ABDOVF	RCIDL	RXDTP	TXCKP	BRG16	—	WUE	ABDEN	
SPBRGH1	EUSART1 E	Baud Rate Ge	nerator Regi	ster High Byt	e				
SPBRG1	EUSART1 E	Baud Rate Ge	nerator Regi	ster Low Byte	e				
RCSTA2	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	
RCREG2	EUSART2 F	Receive Regis	ster						
TXSTA2	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	
BAUDCON2	ABDOVF	RCIDL	RXDTP	TXCKP	BRG16	—	WUE	ABDEN	
SPBRGH2	EUSART2 E	Baud Rate Ge	nerator Regi	ster High Byt	e				
SPBRG2	EUSART2 E	Baud Rate Ge	nerator Regi	ster Low Byte	e				
PMD0	CCP5MD	CCP4MD	CCP3MD	CCP2MD	CCP1MD	UART2MD	UART1MD	SSPMD	
ODCON	SSPOD	CCP5OD	CCP4OD	CCP3OD	CCP2OD	CCP10D	U2OD	U10D	

TABLE 22-11: REGISTERS ASSOCIATED WITH SYNCHRONOUS SLAVE RECEPTION

Legend: — = unimplemented, read as '0'. Shaded cells are not used for synchronous slave reception.

23.0 12-BIT ANALOG-TO-DIGITAL CONVERTER (A/D) MODULE

The Analog-to-Digital (A/D) Converter module in the PIC18F66K80 family of devices. It is a 13-bit differential A/D with 12-bit single-ended compatibility. It has inputs eight inputs for the 28-pin devices, 11 inputs for the 40/44-pin and 64-pin devices. This module allows conversion of an analog input signal to a corresponding 12-bit digital number.

The module has these registers:

- A/D Control Register 0 (ADCON0)
- A/D Control Register 1 (ADCON1)
- A/D Control Register 2 (ADCON2)
- A/D Port Configuration Register 1 (ANCON0)
- A/D Port Configuration Register 2 (ANCON1)
- ADRESH (the upper, A/D Results register)
- ADRESL (the lower, A/D Results register)

The ADCON0 register, shown in Register 23-1, controls the operation of the A/D module. The ADCON1 register, shown in Register 23-2, configures the voltage reference and special trigger selection. The ADCON2 register, shown in Register 23-3, configures the A/D clock source and programmed acquisition time and justification.

23.1 Differential A/D Converter

The converter in PIC18F66K80 family devices is implemented as a differential A/D where the differential voltage between two channels is measured and converted to digital values (see Figure 23-1).

The converter also can be configured to measure a voltage from a single input by clearing the CHSNx bits (ADCON1<2:0>). With this configuration, the negative channel input is connected internally to AVss (see Figure 23-2).

FIGURE 23-1: DIFFERENTIAL CHANNEL MEASUREMENT



Differential conversion feeds the two input channels to a unity gain differential amplifier. The positive channel input is selected using the CHSx bits (ADCON0<6:2>) and the negative channel input is selected using the CHSNx bits (ADCON1<2:0>).

The output from the amplifier is fed to the A/D Converter, as shown in Figure 23-1. The 12-bit result is available on the ADRESH and ADRESL registers. An additional bit indicates if the 12-bit result is a positive or negative value.



SINGLE CHANNEL MEASUREMENT



In the Single Channel Measurement mode, the negative input is connected to Avss by clearing the CHSNx bits (ADCON1<2:0>).

23.2 A/D Registers

23.2.1 A/D CONTROL REGISTERS

REGISTER 23-1: ADCON0: A/D CONTROL REGISTER 0

U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
	CHS4	CHS3	CHS2	CHS1	CHS0	GO/DONE	ADON			
bit 7		ł					bit 0			
Legend:										
R = Read	lable bit	W = Writable	bit	U = Unimplen	nented bit, rea	ad as '0'				
	e at POR	'1' = Bit is set		'0' = Bit is clea		x = Bit is unkno	own			
				0 21110 0101						
bit 7	Unimpleme	nted: Read as ')'							
bit 6-2	CHS<4:0>:	Analog Channel	Select bits							
	00000 = Ch	annel 00 (AN0)		10000 = (Re						
	00001 = Ch	annel 01 (AN1)		10001 = (R e						
		annel 02 (AN2)		10010 = (Re						
		annel 03 (AN3)			10011 = (Reserved) ⁽²⁾					
		annel 04 (AN4)	1.2)	$10100 = (\text{Reserved})^{(2)}$						
	00101 = Ch	annel 05 (AN5)	1,2)	$10101 = (Reserved)^{(2)}$ $10110 = (Reserved)^{(2)}$ $10111 = (Reserved)^{(2)}$						
	00110 = Ch	annel 06 (AN6)	1,2)							
		annel 07 (AN7) ⁽ annel 08 (AN8)	-,-,	10111 = (Reserved) ⁽²⁾ 11000 = (Reserved) ⁽²⁾						
		annel 09 (AN9)		$11000 = (Reserved)^{(2)}$						
		annel 10 (AN10))	$11001 = (\text{Reserved})^{(2)}$						
	01011 = (R)	11011 = (Reserved) ⁽²⁾						
	01100 = (R				UX disconnec	t) (3)				
	01101 = (R					perature diode)				
	01110 = (R			11110 = Ch	annel 30 (VDD	CORE)				
	01111 = (R	eserved) ⁽²⁾		11111 = Ch	annel 31 (1.02	24V band gap)				
bit 1	GO/DONE:	A/D Conversion	Status bit							
	1 = A/D cyc	cle is in progres	ss. Setting th	is bit starts an	A/D convers	ion cycle. The	bit is cleared			
		tically by hardwa			s completed.					
	0 = A/D con	version has com	pleted or is no	ot in progress						
bit 0	ADON: A/D	On bit								
	1 = A/D Con	verter is operatii	ng							
	$0 = A/D con^{2}$	version module i	s shut off and	consuming no o	operating curr	ent				
Note 1:	These channels	are not impleme	ented on 28-pi	n devices.						
2:	Performing a co	nversion on unin	nplemented ch	nannels will retu	irn random va	lues.				
3:	Channel 28 turn	s off analog MU	X switches to a	allow for minimu	um capacitive	loading of the A/	D input, for			
	finer resolution (-				

R/W-0	R/W-0	R/W-0	R/W-0	R/W-x	R/W-x	R/W-x	R/W-x				
TRIGSEL1	TRIGSEL0	VCFG1	VCFG0	VNCFG	CHSN2	CHSN1	CHSN0				
bit 7	•	•	•			•	bit 0				
Legend:											
R = Readabl	e bit	W = Writable	bit	U = Unimplem	nented bit, read	1 as '0'					
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown				
bit 7-6			ger Select bits								
		11 = Selects the special trigger from the CCP2									
		10 = Selects the special trigger from the Timer1 01 = Selects the special trigger from the CTMU									
			ger from the E								
bit 5-4	VCFG<1:0>: A/D VREF+ Configuration bits										
	11 = Internal VREF+ $(4.1V)$										
	10 = Internal VREF+(2.0V)										
	01 = External	VREF+									
	00 = AV DD										
bit 3	VNCFG: A/D VREF- Configuration bit										
	1 = External VREF										
	0 = AVss										
bit 2-0		• •	ve Channel Se	lect bits							
	111 = Channe	· · ·									
	110 = Channel 06 (AN5)										
	101 = Channel 05 (AN4) 100 = Channel 04 (AN3)										
	011 = Channe	· · ·									
	010 = Channe										
	001 = Channe										
	000 = Channe	. ,									

REGISTER 23-2: ADCON1: A/D CONTROL REGISTER 1

R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
ADFM	—	ACQT2	ACQT1	ACQT0	ADCS2	ADCS1	ADCS0		
bit 7				·			bit 0		
Legend:									
R = Readat		W = Writable	bit	•	nented bit, read				
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unknown			
bit 7	ADFM: A/D R	Result Format S	elect bit						
	1 = Right justi 0 = Left justifi								
bit 6	Unimplemen	ted: Read as ')'						
bit 5-3	ACQT<2:0>:	A/D Acquisitior	n Time Select I	bits					
	$111 = 20 \text{ TAD}$ $110 = 16 \text{ TAD}$ $101 = 12 \text{ TAD}$ $100 = 8 \text{ TAD}$ $011 = 6 \text{ TAD}$ $010 = 4 \text{ TAD}$ $001 = 2 \text{ TAD}$ $000 = 0 \text{ TAD}^{(1)}$								
bit 2-0	111 = FRC (cl 110 = Fosc/6 101 = Fosc/1 100 = Fosc/4	ock derived fro	m A/D RC osc	sillator) ⁽¹⁾					

REGISTER 23-3: ADCON2: A/D CONTROL REGISTER 2

Note 1: If the A/D FRC clock source is selected, a delay of one TCY (instruction cycle) is added before the A/D clock starts. This allows the SLEEP instruction to be executed before starting a conversion.
23.2.2 A/D RESULT REGISTERS

The ADRESH:ADRESL register pair is where the 12-bit A/D result and extended sign bits (ADSGNx) are loaded at the completion of a conversion. This register pair is 16 bits wide. The A/D module gives the flexibility of left or right justifying the 12-bit result in the 16-bit result register. The A/D Format Select bit (ADFM) controls this justification.

Figure 23-3 shows the operation of the A/D result justification and the location of the sign bit (ADSGNx). The extended sign bits allow for easier 16-bit math to

be performed on the result. The results are represented as a two's compliment binary value. This means that when sign bits and magnitude bits are considered together in right justification, the ADRESH and ADRESL registers can be read as a single signed integer value.

When the A/D Converter is disabled, these 8-bit registers can be used as two general purpose registers.





REGISTER 23-4: ADRESH: A/D RESULT HIGH BYTE REGISTER, LEFT JUSTIFIED (ADFM = 0)

R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
ADRES11	ADRES10	ADRES9	ADRES8	ADRES7	ADRES6	ADRES5	ADRES4
bit 7							

Legend:					
R = Readable bit	W = Writable bit	U = Unimplemented bit,	U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

bit 7-0 ADRES<11:4>: A/D Result High Byte bits

REGISTER 23-5: ADRESL: A/D RESULT LOW BYTE REGISTER, LEFT JUSTIFIED (ADFM = 0)

R/W-x	R/W-x	R/W-x	R/W-x	U-x	U-x	U-x	U-x
ADRES3	ADRES2	ADRES1	ADRES0	ADSGN3	ADSGN2	ADSGN1	ADSGN0
bit 7							

Legend:					
R = Readable bit	W = Writable bit	U = Unimplemented bit,	U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

ADSGN<3:0>: A/D Result Sign bits

1 = A/D result is negative

0 = A/D result is positive

REGISTER 23-6: ADRESH: A/D RESULT HIGH BYTE REGISTER, RIGHT JUSTIFIED (ADFM = 1)

U-x	U-x	U-x	U-x	R/W-x	R/W-x	R/W-x	R/W-x
ADSGN7	ADSGN6	ADSGN5	ADSGN4	ADRES11	ADRES10	ADRES9	ADRES8
bit 7							

Legend:				
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 7-4 ADSGN<7:4>: A/D Result Sign bits 1 = A/D result is negative 0 = A/D result is positive

bit 3-0 ADRES<11:8>: A/D Result High Byte bits

bit 3-0

REGISTER 23-7: ADRESL: A/D RESULT LOW BYTE REGISTER, RIGHT JUSTIFIED (ADFM = 1)

		R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
ADRES7 ADR	ES6 ADRES5	ADRES4	ADRES3	ADRES2	ADRES1	ADRES0
bit 7						

Legend:				
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 7-0 ADRES<7:0>: A/D Result Low Byte bits

The ANCONx registers are used to configure the operation of the I/O pin associated with each analog channel. Clearing an ANSELx bit configures the corresponding pin (ANx) to operate as a digital only I/O. Setting a bit configures the pin to operate as an analog input for either the A/D Converter or the comparator

module, with all digital peripherals disabled and digital inputs read as '0'.

As a rule, I/O pins that are multiplexed with analog inputs default to analog operation on any device Reset.

REGISTER 23-8: ANCON0: A/D PORT CONFIGURATION REGISTER 0

R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
ANSEL7 ⁽¹⁾	ANSEL6 ⁽¹⁾	ANSEL5 ⁽¹⁾	ANSEL4	ANSEL3	ANSEL2	ANSEL1	ANSEL0
bit 7							bit 0

Legend:					
R = Readable bit	W = Writable bit	U = Unimplemented bit,	U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

bit 7-0 ANSEL<7:0>: Analog Port Configuration bits (AN7 and AN0)⁽¹⁾

1 = Pin configured as an analog channel: digital input disabled and any inputs read as '0'
 0 = Pin configured as a digital port

Note 1: AN14 through AN11 and AN7 to AN5 are implemented only on 40/44-pin and 64-pin devices. For 28-pin devices, the corresponding ANSELx bits are still implemented for these channels, but have no effect.

REGISTER 23-9: ANCON1: A/D PORT CONFIGURATION REGISTER 1

U-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	ANSEL14 ⁽¹⁾	ANSEL13 ⁽¹⁾	ANSEL12 ⁽¹⁾	ANSEL11 ⁽¹⁾	ANSEL10	ANSEL9	ANSEL8
bit 7							bit 0

Legend:						
R = Readable bit		W = Writable bit	U = Unimplemented bit,	, read as '0'		
-n = Value	at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		
bit 7	Unimple	mented: Read as '0'				
bit 6	ANSEL1	4: RD3/C2INB Pin Analog E	nable bit ⁽¹⁾			
 1 = Pin is configured as an analog channe 0 = Pin is configured as a digital port 			annel; digital input is disabled a	and any inputs read as '0'		
bit 5	bit 5 ANSEL13: RD2/C2INA Pin Analog Enable bit ⁽¹⁾					
 1 = Pin is configured as an analog channel; digital input is disabled and any in 0 = Pin is configured as a digital port 				and any inputs read as '0'		
bit 4 ANSEL12: RD1/C1INB Pin Analog Enable bit ⁽¹⁾						

	1 = Pin is configured as an analog channel; digital input is disabled and any inputs read as '0'
	0 = Pin is configured as a digital port
bit 3	ANSEL11: RD0/C1INA Pin Analog Enable bit ⁽¹⁾

1 = Pin is configured as an analog channel: digital input disabled and any inputs read as '0'

0 = Pin is configured as a digital port

bit 2-0 **ANSEL11<10:8>:** Analog Port Configuration bits (AN10 through AN8)

1 = Pin is configured as an analog channel; digital input is disabled and any inputs read as '0'
 0 = Pin configured as a digital port

Note 1: AN14 through AN11 and AN7 to AN5 are implemented only on 40/44-pin and 64-pin devices. For 28-pin devices, the corresponding ANSELx bits are still implemented for these channels, but have no effect.

The analog reference voltage is software selectable to either the device's positive and negative supply voltage (AVDD and AVSS) or the voltage level on the RA3/VREF+/AN3 and RA2/VREF-/AN2 pins. VREF+ has two additional internal voltage reference selections: 2.0V and 4.1V.

The A/D Converter can uniquely operate while the device is in Sleep mode. To operate in **Sleep**, the A/D conversion clock must be derived from the A/D's internal RC oscillator.

The output of the sample and hold is the input into the converter, which generates the result via successive approximation.

Each port pin associated with the A/D Converter can be configured as an analog input or a digital I/O. The ADRESH and ADRESL registers contain the result of the A/D conversion. When the A/D conversion is complete, the result is loaded into the ADRESH:ADRESL register pair, the GO/DONE bit (ADCON0<1>) is cleared and the A/D Interrupt Flag bit, ADIF (PIR1<6>), is set.

A device Reset forces all registers to their Reset state. This forces the A/D module to be turned off and any conversion in progress is aborted. The value in the ADRESH:ADRESL register pair is not modified for a Power-on Reset. These registers will contain unknown data after a Power-on Reset.

The block diagram of the A/D module is shown in Figure 23-4.



After the A/D module has been configured as desired, the selected channel must be acquired before the conversion can start. The analog input channels must have their corresponding TRIS bits selected as an input. To determine acquisition time, see Section 23.3 "A/D Acquisition Requirements". After this acquisition time has elapsed, the A/D conversion can be started. An acquisition time can be programmed to occur between setting the GO/DONE bit and the actual start of the conversion.

To do an A/D conversion, follow these steps:

- 1. Configure the A/D module:
 - Configure the required A/D pins as analog pins (ANCON0 and ANCON1)
 - Set the voltage reference (ADCON1)
 - Select the A/D positive and negative input channels (ADCON0 and ADCON1)
 - Select the A/D acquisition time (ADCON2)
 - Select the A/D conversion clock (ADCON2)
 - Turn on the A/D module (ADCON0)

FIGURE 23-5: ANALOG INPUT MODEL

- 2. Configure the A/D interrupt (if desired):
 - Clear the ADIF bit (PIR1<6>)
 - Set the ADIE bit (PIE1<6>)
 - Set the GIE bit (INTCON<7>)
- 3. Wait the required acquisition time (if required).
- 4. Start the conversion:
 - Set the GO/DONE bit (ADCON0<1>)
- 5. Wait for A/D conversion to complete, by either:
 Polling for the GO/DONE bit to be cleared OR
 - Waiting for the A/D interrupt
- 6. Read A/D Result registers (ADRESH:ADRESL) and, if required, clear bit, ADIF.
- 7. For the next conversion, begin with Step 1 or 2, as required.

The A/D conversion time per bit is defined as TAD. Before the next acquisition starts, a minimum wait of 2 TAD is required.



23.3 A/D Acquisition Requirements

For the A/D Converter to meet its specified accuracy, the Charge Holding (CHOLD) capacitor must be allowed to fully charge to the input channel voltage level. The analog input model is shown in Figure 23-5. The source impedance (Rs) and the internal sampling switch (Rss) impedance directly affect the time required to charge the capacitor CHOLD. The sampling switch (Rss) impedance varies over the device voltage (VDD).

The source impedance affects the offset voltage at the analog input (due to pin leakage current). The maximum recommended impedance for analog sources is 2.5 k Ω . After the analog input channel is selected or changed, the channel must be sampled for at least the minimum acquisition time before starting a conversion.

Note: When the conversion is started, the holding capacitor is disconnected from the input pin.

To calculate the minimum acquisition time, Equation 23-1 can be used. This equation assumes that 1/2 LSb error is used (1,024 steps for the A/D). The 1/2 LSb error is the maximum error allowed for the A/D to meet its specified resolution.

Equation 23-3 shows the calculation of the minimum required acquisition time, TACQ. This calculation is based on the following application system assumptions:

CHOLD	=	25 pF
Rs	=	2.5 kΩ
Conversion Error	\leq	1/2 LSb
Vdd	=	$3V \rightarrow Rss = 2 \ k\Omega$
Temperature	=	85°C (system max.)

EQUATION 23-1: ACQUISITION TIME

TACQ	=	Amplifier Settling Time + Holding Capacitor Charging Time + Temperature Coefficient
	=	TAMP + TC + TCOFF

EQUATION 23-2: A/D MINIMUM CHARGING TIME

 $VHOLD = (VREF - (VREF/2048)) \cdot (1 - e^{(-TC/CHOLD(RIC + RSS + RS))})$ or $TC = -(CHOLD)(RIC + RSS + RS) \ln(1/2048)$

EQUATION 23-3: CALCULATING THE MINIMUM REQUIRED ACQUISITION TIME

TACQ	=	TAMP + TC + TCOFF
TAMP	=	0.2 μs
TCOFF	=	(Temp – 25°C)(0.02 μs/°C) (85°C – 25°C)(0.02 μs/°C) 1.2 μs
Tempera	ture c	oefficient is only required for temperatures $> 25^{\circ}$ C. Below 25° C, TCOFF = 0 ms.
ТС	=	-(CHOLD)(RIC + RSS + RS) $\ln(1/2048) \ \mu s$ -(25 pF) (1 k Ω + 2 k Ω + 2.5 k Ω) ln(0.0004883) μs 1.05 μs
TACQ	=	0.2 μs + 1.05 μs + 1.2 μs 2.45 μs

23.4 Selecting and Configuring Automatic Acquisition Time

The ADCON2 register allows the user to select an acquisition time that occurs each time the GO/\overline{DONE} bit is set.

When the GO/DONE bit is set, sampling is stopped and a conversion begins. The user is responsible for ensuring the required acquisition time has passed between selecting the desired input channel and setting the GO/DONE bit.

This occurs when the ACQT<2:0> bits (ADCON2<5:3>) remain in their Reset state ('000'), which is compatible with devices that do not offer programmable acquisition times.

If desired, the ACQTx bits can be set to select a programmable acquisition time for the A/D module. When the GO/DONE bit is set, the A/D module continues to sample the input for the selected acquisition time, then automatically begins a conversion. Since the acquisition time is programmed, there may be no need to wait for an acquisition time between selecting a channel and setting the GO/DONE bit.

In either case, when the conversion is completed, the GO/DONE bit is cleared, the ADIF flag is set and the A/D begins sampling the currently selected channel again. If an acquisition time is programmed, there is nothing to indicate if the acquisition time has ended or if the conversion has begun.

23.5 Selecting the A/D Conversion Clock

The A/D conversion time per bit is defined as TAD. The A/D conversion requires 14 TAD per 12-bit conversion. The source of the A/D conversion clock is software selectable.

The possible options for TAD are:

- 2 Tosc
- 4 Tosc
- 8 Tosc
- 16 Tosc
- 32 Tosc
- 64 Tosc
- · Using the internal RC Oscillator

For correct A/D conversions, the A/D conversion clock (TAD) must be as short as possible but greater than the minimum TAD. (For more information, see Parameter 130 in Table 31-26.)

Table 23-1 shows the resultant TAD times derived from the device operating frequencies and the A/D clock source selected.

TABLE 23-1: TAD vs. DEVICE OPERATING FREQUENCIES

AD Clock S	Maximum		
Operation	ADCS<2:0>	Device Frequency	
2 Tosc	000	2.50 MHz	
4 Tosc	100	5.00 MHz	
8 Tosc	001	10.00 MHz	
16 Tosc	101	20.00 MHz	
32 Tosc	010	40.00 MHz	
64 Tosc	110	64.00 MHz	
RC ⁽²⁾	x11	1.00 MHz ⁽¹⁾	

Note 1: The RC source has a typical TAD time of $4 \ \mu s$.

2: For device frequencies above 1 MHz, the device must be in Sleep mode for the entire conversion or the A/D accuracy may be out of specification.

23.6 Configuring Analog Port Pins

The ANCON0, ANCON1, TRISA, TRISB, TRISC and TRISC registers control the operation of the A/D port pins. The port pins needed as analog inputs must have their corresponding TRISx bits set (input). If the TRISx bit is cleared (output), the digital output level (VOH or VOL) will be converted.

The A/D operation is independent of the state of the CHS<3:0> bits and the TRISx bits.

Note:	When reading the PORT register, all pins configured as analog input channels will read as cleared (a low level). Pins configured as digital inputs will convert an analog input. Analog levels on a digitally configured input will be accurately converted.
	Analog levels on any pin defined as a digital input may cause the digital input buffer to consume current out of the

device's specification limits.

23.7 A/D Conversions

Figure 23-6 shows the operation of the A/D Converter after the GO/DONE bit has been set and the ACQT<2:0> bits are cleared. A conversion is started after the following instruction to allow entry into Sleep mode before the conversion begins.

Figure 23-7 shows the operation of the A/D Converter after the GO/DONE bit has been set, the ACQT<2:0> bits set to '010' and a 4 TAD acquisition time selected.

Clearing the GO/DONE bit during a conversion will abort the current conversion. The A/D Result register pair will NOT be updated with the partially completed A/D conversion sample. This means the ADRESH:ADRESL registers will continue to contain the value of the last completed conversion (or the last value written to the ADRESH:ADRESL registers).

After the A/D conversion is completed or aborted, a 2 TAD wait is required before the next acquisition can be started. After this wait, acquisition on the selected channel is automatically started.

Note: The GO/DONE bit should **NOT** be set in the same instruction that turns on the A/D.

FIGURE 23-6: A/D CONVERSION TAD CYCLES (ACQT<2:0> = 000, TACQ = 0)







23.8 Use of the Special Event Triggers

A/D conversion can be started by the Special Event Trigger of any of these modules:

- CCP2 Requires CCP2M<3:0> bits (CCP2CON<3:0>) set at '1011'(†)
- ECCP1
- CTMU Requires the setting of the CTTRIG bit (CTMUCONH<0>)
- Timer1
- To start an A/D conversion:
- The A/D module must be enabled (ADON = 1)
- · The appropriate analog input channel selected
- The minimum acquisition period set one of these ways:
 - Timing provided by the user
 - Selection made of an appropriate TACQ time

With these conditions met, the trigger sets the GO/DONE bit and the A/D acquisition starts.

If the A/D module is not enabled (ADON = 0), the module ignores the Special Event Trigger.

Note: With an ECCP1 or CCP2 trigger, Timer1 or Timer3 is cleared. The timers reset to automatically repeat the A/D acquisition period with minimal software overhead (moving ADRESH:ADRESL to the desired location). If the A/D module is not enabled, the Special Event Trigger is ignored by the module, but the timer's counter resets.

23.9 Operation in Power-Managed Modes

The selection of the automatic acquisition time and A/D conversion clock is determined, in part, by the clock source and frequency while in a power-managed mode.

If the A/D is expected to operate while the device is in a power-managed mode, the ACQT<2:0> and ADCS<2:0> bits in ADCON2 should be updated in accordance with the power-managed mode clock that will be used.

After the power-managed mode is entered (either of the power-managed Run modes), an A/D acquisition or conversion may be started. Once an acquisition or conversion is started, the device should continue to be clocked by the same power-managed mode clock source until the conversion has been completed. If desired, the device may be placed into the corresponding power-managed Idle mode during the conversion.

If the power-managed mode clock frequency is less than 1 MHz, the A/D RC clock source should be selected.

Operation in Sleep mode requires that the A/D RC clock be selected. If bits, ACQT<2:0>, are set to '000' and a conversion is started, the conversion will be delayed one instruction cycle to allow execution of the SLEEP instruction and entry into Sleep mode. The IDLEN and SCS<1:0> bits in the OSCCON register must have already been cleared prior to starting the conversion.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF
PIR1	PSPIF	ADIF	RC1IF	TX1IF	SSPIF	TMR1GIF	TMR2IF	TMR1IF
PIE1	PSPIE	ADIE	RC1IE	TX1IE	SSPIE	TMR1GIE	TMR2IE	TMR1IE
IPR1	PSPIP	ADIP	RC1IP	TX1IP	SSPIP	TMR1GIP	TMR2IP	TMR1IP
ADRESH	A/D Result	Register High	n Byte					
ADRESL	A/D Result	Register Low	[,] Byte					
ADCON0	—	CHS4	CHS3	CHS2	CHS1	CHS0	GO/DONE	ADON
ADCON1	TRIGSEL1	TRIGSEL0	VCFG1	VCFG0	VNCFG	CHSN2	CHSN1	CHSN0
ADCON2	ADFM		ACQT2	ACQT1	ACQT0	ADCS2	ADCS1	ADCS0
ANCON0	ANSEL7	ANSEL6	ANSEL5	ANSEL4	ANSEL3	ANSEL2	ANSEL1	ANSEL0
ANCON1	—	ANSEL14	ANSEL13	ANSEL12	ANSEL11	ANSEL10	ANSEL9	ANSEL8
PORTA	RA7 ⁽¹⁾	RA6 ⁽¹⁾	RA5	—	RA3	RA2	RA1	RA0
TRISA	TRISA7 ⁽¹⁾	TRISA6 ⁽¹⁾	TRISA5	—	TRISA3	TRISA2	TRISA1	TRISA0
PORTB	RB7	RB6	RB5	RB4	RB3	RB2	RB1	RB0
TRISB	TRISB7	TRISB6	TRISB5	TRISB4	TRISB3	TRISB2	TRISB1	TRISB0
PORTE	RE7	RE6	RE5	RE4	RE3	_	RE1	RE0
TRISE	TRISE7	TRISE6	TRISE5	TRISE4	_	TRISE2	TRISE1	TRISE0
PMD1	PSPMD	CTMUMD	ADCMD	TMR4MD	TMR3MD	TMR2MD	TMR1MD	TMR0MD

TABLE 23-2:	REGISTERS ASSOCIATED WITH THE A/D MODULE
-------------	---

Legend: — = unimplemented, read as '0'. Shaded cells are not used for A/D conversion.

Note 1: These bits are available only in certain oscillator modes when the FOSC2 Configuration bit = 0. If that Configuration bit is cleared, this signal is not implemented.

NOTES:

24.0 COMPARATOR MODULE

The analog comparator module contains two comparators that can be independently configured in a variety of ways. The inputs can be selected from the analog inputs and two internal voltage references. The digital outputs are available at the pin level and can also be read through the control register. Multiple output and interrupt event generation are also available. A generic single comparator from the module is shown in Figure 24-1.

Key features of the module includes:

- · Independent comparator control
- · Programmable input configuration
- · Output to both pin and register levels
- · Programmable output polarity
- Independent interrupt generation for each comparator with configurable interrupt-on-change

24.1 Registers

The CMxCON registers (CM1CON and CM2CON) select the input and output configuration for each comparator, as well as the settings for interrupt generation (see Register 24-1).

The CMSTAT register (Register 24-2) provides the output results of the comparators. The bits in this register are read-only.





R/W-0	R/W-0	R/W-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	
CON	COE	CPOL	EVPOL1	EVPOL0	CREF	CCH1	CCH0	
bit 7							bit (
logondi								
Legend: R = Readat	ala hit	W = Writable	L 14		anted hit was			
				U = Unimplem				
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	iown	
bit 7	CON: Compa	rator Enable b	it					
	1 = Comparat		-					
	0 = Comparat							
bit 6	COE: Compa	rator Output E	nable bit					
			esent on the C	xOUT pin				
	0 = Comparat	tor output is int	ernal only					
bit 5	CPOL: Comparator Output Polarity Select bit							
	•	tor output is inv						
	•	tor output is no						
bit 4-3		•	arity Select bits					
			any change of	w transition of t	be output			
		U	, ,	gh transition of t				
		generation is			·			
bit 2	CREF: Comp	arator Referen	ce Select bit (r	non-inverting inp	out)			
		• .		I CVREF voltage	•			
		•	ects to CxINA	•				
bit 1-0		•	annel Select bi					
			arator connect		2)			
				s to C2INB pin ⁽² s to CxINC pin	,			
				s to C1INB pin ⁽²	2)			
Note 1:	The CMPxIF is au	utomaticallv se	t any time this	mode is selecte	d and must be	e cleared by the	application	
	after the initial co		. ,				- I: I:	
2: (Comparator 1 use	es C2INB as a	n input to the in	verting terminal	L Comparator	2 uses C1INB a	as an innut to	

REGISTER 24-1: CMxCON: COMPARATOR CONTROL x REGISTER

2: Comparator 1 uses C2INB as an input to the inverting terminal. Comparator 2 uses C1INB as an input to the inverted terminal.

REGISTER 24-2: CMSTAT: COMPARATOR STATUS REGISTER

R-x	R-x	U-0	U-0	U-0	U-0	U-0	U-0
CMP2OUT	CMP10UT	—	—	—	—	—	—
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable b	bit	U = Unimplem	nented bit, read	l as '0'	
-n = Value at POR		'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown
bit 7-6	CMP2OUT:C	MP1OUT: Com	parator x Statu	s bits			
	If CPOL (CM)	<u>(CON<5>)= 0 (</u>	non-inverted p	<u>olarity):</u>			

1 = Comparator x's VIN+ > VIN-

0 = Comparator x's VIN+ < VIN-

If CPOL = 1 (inverted polarity):

1 = Comparator x's VIN+ < VIN-

0 = Comparator x's VIN+ > VIN-

bit 4-0 Unimplemented: Read as '0'

24.2 Comparator Operation

A single comparator is shown in Figure 24-2, along with the relationship between the analog input levels and the digital output. When the analog input at VIN+ is less than the analog input, VIN-, the output of the comparator is a digital low level. When the analog input at VIN+ is greater than the analog input, VIN-, the output of the comparator is a digital high level. The shaded areas of the output of the comparator in Figure 24-2 represent the uncertainty due to input offsets and response time.

FIGURE 24-2: SINGLE COMPARATOR



24.3 Comparator Response Time

Response time is the minimum time, after selecting a new reference voltage or input source, before the comparator output has a valid level. The response time of the comparator differs from the settling time of the voltage reference. Therefore, both of these times must be considered when determining the total response to a comparator input change. Otherwise, the maximum delay of the comparators should be used (see **Section 31.0 "Electrical Characteristics"**).

24.4 Analog Input Connection Considerations

A simplified circuit for an analog input is shown in Figure 24-3. Since the analog pins are connected to a digital output, they have reverse biased diodes to VDD and VSs. The analog input, therefore, must be between VSs and VDD. If the input voltage deviates from this range by more than 0.6V in either direction, one of the diodes is forward biased and a latch-up condition may occur.

A maximum source impedance of $10 \text{ k}\Omega$ is recommended for the analog sources. Any external component connected to an analog input pin, such as a capacitor or a Zener diode, should have very little leakage current.



FIGURE 24-3: COMPARATOR ANALOG INPUT MODEL

24.5 Comparator Control and Configuration

Each comparator has up to eight possible combinations of inputs: up to four external analog inputs and one of two internal voltage references.

All of the comparators allow a selection of the signal from pin, CXINA, or the voltage from the comparator reference (CVREF) on the non-inverting channel. This is compared to either C1INB, CXINC, C2INB or the microcontroller's fixed internal reference voltage (VBG, 1.024V nominal) on the inverting channel. The comparator inputs and outputs are tied to fixed I/O pins, defined in Table 24-1. The available comparator configurations and their corresponding bit settings are shown in Figure 24-4.

001F013						
Comparator	Input or Output	l/O Pin ^(†)				
	C1INA (VIN+)	RB0/RD0				
	C1INB (VIN-)	RB1/RD1				
1	C1INC (VIN-)	RA1				
	C2INB(VIN-)	RA5/RD3				
	C1OUT	RB2/RE1				
	C2INA(VIN+)	RB4/RD2				
2	C2INB(VIN-)	RA5/RD3				
2	C2INC(VIN-)	RA2				
	C2OUT	RB3/RE2				

TABLE 24-1: COMPARATOR INPUTS AND OUTPUTS

† The I/O pin is dependent on package type.

24.5.1 COMPARATOR ENABLE AND INPUT SELECTION

Setting the CON bit of the CMxCON register (CMxCON<7>) enables the comparator for operation. Clearing the CON bit disables the comparator, resulting in minimum current consumption.

The CCH<1:0> bits in the CMxCON register (CMxCON<1:0>) direct either one of three analog input pins, or the Internal Reference Voltage (VBG), to the comparator, VIN-. Depending on the comparator operating mode, either an external or internal voltage reference may be used.

The analog signal present at VIN- is compared to the signal at VIN+ and the digital output of the comparator is adjusted accordingly.

The external reference is used when CREF = 0 (CMxCON<2>) and VIN+ is connected to the CxINA pin. When external voltage references are used, the comparator module can be configured to have the reference sources externally. The reference signal must be between Vss and VDD and can be applied to either pin of the comparator.

The comparator module also allows the selection of an internally generated voltage reference (CVREF) from the comparator voltage reference module. This module is described in more detail in Section 25.0 "Comparator Voltage Reference Module". The reference from the comparator voltage reference module is only available when CREF = 1. In this mode, the internal voltage reference is applied to the comparator's VIN+ pin.

Note:	The comparator input pin selected by
	CCH<1:0> must be configured as an input
	by setting both the corresponding TRIS bit
	and the corresponding ANSELx bit in the
	ANCONx register.

24.5.2 COMPARATOR ENABLE AND OUTPUT SELECTION

The comparator outputs are read through the CMSTAT register. The CMSTAT<6> bit reads the Comparator 1 output, CMSTAT<7> reads the Comparator 2 output. These bits are read-only.

The comparator outputs may also be directly output to the RE2 and RE1 pins by setting the COE bit (CMxCON<6>). When enabled, multiplexers in the output path of the pins switch to the output of the comparator. While in this mode, the TRISE<2:1> bits still function as the digital output enable bits for the RE2, and RE1 pins.

By default, the comparator's output is at logic high whenever the voltage on VIN+ is greater than on VIN-. The polarity of the comparator outputs can be inverted using the CPOL bit (CMxCON<5>).

The uncertainty of each of the comparators is related to the input offset voltage and the response time given in the specifications, as discussed in **Section 24.2 "Comparator Operation"**.

FIGURE 24-4: COMPARATOR CONFIGURATIONS



24.6 Comparator Interrupts

The comparator interrupt flag is set whenever any of the following occurs:

- · Low-to-high transition of the comparator output
- High-to-low transition of the comparator output
- Any change in the comparator output

The comparator interrupt selection is done by the EVPOL<1:0> bits in the CMxCON register (CMxCON<4:3>).

In order to provide maximum flexibility, the output of the comparator may be inverted using the CPOL bit in the CMxCON register (CMxCON<5>). This is functionally identical to reversing the inverting and non-inverting inputs of the comparator for a particular mode.

An interrupt is generated on the low-to-high or high-tolow transition of the comparator output. This mode of interrupt generation is dependent on EVPOL<1:0> in the CMxCON register. When EVPOL<1:0> = 01 or 10, the interrupt is generated on a low-to-high or high-tolow transition of the comparator output. Once the interrupt is generated, it is required to clear the interrupt flag by software. When EVPOL<1:0> = 11, the comparator interrupt flag is set whenever there is a change in the output value of either comparator. Software will need to maintain information about the status of the output bits, as read from CMSTAT<7:6>, to determine the actual change that occurred.

The CMPxIF<2:0> (PIR4<5:4) bits are the Comparator Interrupt Flags. The CMPxIF bits must be reset by clearing them. Since it is also possible to write a '1' to this register, a simulated interrupt may be initiated. Table 24-2 shows the interrupt generation with respect to comparator input voltages and EVPOL bit settings.

Both the CMPxIE bits (PIE4<5:4>) and the PEIE bit (INTCON<6>) must be set to enable the interrupt. In addition, the GIE bit (INTCON<7>) must also be set. If any of these bits are clear, the interrupt is not enabled, though the CMPxIF bits will still be set if an interrupt condition occurs.

A simplified diagram of the interrupt section is shown in Figure 24-3.

Note: CMPxIF will not be set when EVPOL<1:0> = 00.

CPOL	EVPOL<1:0>	Comparator Input Change	CxOUT Transition	Interrupt Generated
	0.0	VIN+ > VIN-	Low-to-High	No
	00	VIN+ < VIN-	High-to-Low	No
	01	VIN+ > VIN-	Low-to-High	Yes
0	UΤ	VIN+ < VIN-	High-to-Low	No
0	1.0	VIN+ > VIN-	Low-to-High	No
	10	VIN+ < VIN-	High-to-Low	Yes
	11	VIN+ > VIN-	Low-to-High	Yes
	11	VIN+ < VIN-	High-to-Low	Yes
	0.0	VIN+ > VIN-	High-to-Low	No
	00	VIN+ < VIN-	Low-to-High	No
	0.1	VIN+ > VIN-	High-to-Low	No
1	01	VIN+ < VIN-	Low-to-High	Yes
	1.0	VIN+ > VIN-	High-to-Low	Yes
	10	VIN+ < VIN-	Low-to-High	No
	11	VIN+ > VIN-	High-to-Low	Yes
	11	VIN+ < VIN-	Low-to-High	Yes

TABLE 24-2: COMPARATOR INTERRUPT GENERATION

24.7 Comparator Operation During Sleep

When a comparator is active and the device is placed in Sleep mode, the comparator remains active and the interrupt is functional, if enabled. This interrupt will wake-up the device from Sleep mode, when enabled. Each operational comparator will consume additional current. To minimize power consumption while in Sleep mode, turn off the comparators (CON = 0) before entering Sleep. If the device wakes up from Sleep, the contents of the CMxCON register are not affected.

24.8 Effects of a Reset

A device Reset forces the CMxCON registers to their Reset state. This forces both comparators and the voltage reference to the OFF state.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF
CM1CON	CON	COE	CPOL	EVPOL1	EVPOL0	CREF	CCH1	CCH0
CM2CON	CON	COE	CPOL	EVPOL1	EVPOL0	CREF	CCH1	CCH0
CVRCON	CVREN	CVROE	CVRSS	CVR4	CVR3	CVR2	CVR1	CVR0
CMSTAT	CMP2OUT	CMP1OUT	_	—	_	—	_	_
PIR4	TMR4IF	EEIF	CMP2IF	CMP1IF	_	CCP5IF	CCP4IF	CCP3IF
PIE4	TMR4IE	EEIE	CMP2IE	CMP1IE	_	CCP5IE	CCP4IE	CCP3IE
IPR4	TMR4IP	EEIP	CMP2IP	CMP1IP	_	CCP5IP	CCP4IP	CCP3IP
ANCON0	ANSEL7	ANSEL6	ANSEL5	ANSEL4	ANSEL3	ANSEL2	ANSEL1	ANSEL0
ANCON1	_	ANSEL14	ANSEL13	ANSEL12	ANSEL11	ANSEL10	ANSEL9	ANSEL8
PMD2	—	_	_		MODMD	ECANMD	CMP2MD	CMP1MD

 TABLE 24-3:
 REGISTERS ASSOCIATED WITH COMPARATOR MODULE

Legend: — = unimplemented, read as '0'.

25.0 COMPARATOR VOLTAGE REFERENCE MODULE

The comparator voltage reference is a 32-tap resistor ladder network that provides a selectable reference voltage. Although its primary purpose is to provide a reference for the analog comparators, it may also be used independently of them.

A block diagram of the module is shown in Figure 25-1. The resistor ladder is segmented to provide a range of CVREF values and has a power-down function to conserve power when the reference is not being used. The module's supply reference can be provided from either device VDD/VSS or an external voltage reference.

25.1 Configuring the Comparator Voltage Reference

The comparator voltage reference module is controlled through the CVRCON register (Register 25-1). The comparator voltage reference provides a range of output voltage with 32 levels.

The CVR<4:0> selection bits (CVRCON<4:0>) offer a range of output voltages. Equation 25-1 shows the how the comparator voltage reference is computed.

EQUATION 25-1:

$$\frac{\text{If CVRSS} = 1:}{\text{CVREF}} = \left(\text{VREF} + \frac{\text{CVR} < 4:0>}{32}\right) \cdot (\text{VREF} + -\text{VREF})$$

$$\frac{\text{If CVRSS} = 0:}{\text{CVREF}} = \left(\text{AVSS} + \frac{\text{CVR} < 4:0>}{32}\right) \cdot (\text{AVDD} - \text{AVSS})$$

The comparator reference supply voltage can come from either VDD and VSS, or the external VREF+ and VREF- that are multiplexed with RA3 and RA2. The voltage source is selected by the CVRSS bit (CVRCON<5>).

The settling time of the comparator voltage reference must be considered when changing the CVREF output (see Table 31-2 in Section 31.0 "Electrical Characteristics").

REGISTER 25-1: CVRCON: COMPARATOR VOLTAGE REFERENCE CONTROL REGISTER

Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' In = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown Dit 7 CVREN: Comparator Voltage Reference Enable bit 1 = CVREF circuit powered on 0 = CVREF circuit powered down Dit 6 CVROE: Comparator VREF Output Enable bit 1 = CVREF voltage level is output on CVREF pin 0 = CVREF voltage level is disconnected from CVREF pin Dit 5 CVRSS: Comparator VREF Source Selection bit 1 = Comparator reference source, CVRSRC = VREF+ - VREF- 0 = COMParator reference source, CVRSRC = AVDD - AVSS 0 = CVRSS								
Legend: W = Writable bit U = Unimplemented bit, read as '0' $n = Value at POR$ '1' = Bit is set '0' = Bit is cleared x = Bit is unknown Dit 7 CVREN: Comparator Voltage Reference Enable bit 1 = CVREF circuit powered on 0 = CVREF circuit powered down Dit 6 CVROE: Comparator VREF Output Enable bit 1 = CVREF voltage level is output on CVREF pin 0 = CVREF voltage level is disconnected from CVREF pin Dit 5 CVRSS: Comparator VREF Source Selection bit 1 = Comparator reference source, CVRSRC = VREF+ - VREF- Dit 4-0 CVR<4:0>: Comparator VREF Value Selection 0 ≤ CVR<4:0> ≤ 31 bits When CVRSS = 1: CVREF : (VREF-) + (CVR<4:0>/32) • (VREF + - VREF-) When CVRSS = 0: 0:	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown Dit 7 CVREN: Comparator Voltage Reference Enable bit 1 = CVREF circuit powered on 0 = CVREF circuit powered down Dit 6 CVROE: Comparator VREF Output Enable bit 1 = CVREF voltage level is output on CVREF pin 0 = CVREF voltage level is disconnected from CVREF pin Dit 5 CVRSS: Comparator VREF Source Selection bit 1 = Comparator reference source, CVRSRC = VREF+ - VREF- Dit 4-0 CVR<4:0>: Comparator VREF Value Selection 0 ≤ CVR<4:0> ≤ 31 bits When CVRSS = 1: CVREF- (CVR<4:0>/32) • (VREF+ - VREF-) When CVRSS = 0: 0:	CVREN	CVROE	CVRSS	CVR4	CVR3	CVR2	CVR1	CVR0
R = Readable bitW = Writable bitU = Unimplemented bit, read as '0'm = Value at POR'1' = Bit is set'0' = Bit is clearedx = Bit is unknownDit 7CVREN: Comparator Voltage Reference Enable bit 1 = CVREF circuit powered on 0 = CVREF circuit powered down1 = CVREF circuit powered downDit 6CVROE: Comparator VREF Output Enable bit 1 = CVREF voltage level is output on CVREF pin 0 = CVREF voltage level is disconnected from CVREF pin 0 = CVREF voltage level is disconnected from CVREF pin 0 = CVRSS: Comparator VREF Source Selection bit 1 = Comparator reference source, CVRSRC = VREF+ - VREF- 0 = Comparator reference source, CVRSRC = AVDD - AVSSDit 4-0CVR<4:0>: Comparator VREF Value Selection 0 ≤ CVR<4:0> ≤ 31 bits When CVRSS = 1: CVREF = (VREF-) + (CVR<4:0>/32) • (VREF+ - VREF-) When CVRSS = 0:	bit 7					•		bit
R = Readable bitW = Writable bitU = Unimplemented bit, read as '0'm = Value at POR'1' = Bit is set'0' = Bit is clearedx = Bit is unknownDit 7CVREN: Comparator Voltage Reference Enable bit1 = CVREF circuit powered on 0 = CVREF circuit powered downDit 6CVROE: Comparator VREF Output Enable bit 1 = CVREF voltage level is output on CVREF pin 0 = CVREF voltage level is disconnected from CVREF pin 0 = CVREF voltage level is disconnected from CVREF pin 0 = CVRSS: Comparator VREF Source Selection bit 1 = Comparator reference source, CVRSRC = VREF+ - VREF- 0 = Comparator reference source, CVRSRC = AVDD - AVSSDit 4-0CVR<4:0>: Comparator VREF Value Selection 0 ≤ CVR<4:0> ≤ 31 bits When CVRSS = 1: CVREF = (VREF-) + (CVR<4:0>/32) • (VREF+ - VREF-) When CVRSS = 0:								
In = Value at POR'1' = Bit is set'0' = Bit is clearedx = Bit is unknownDit 7CVREN: Comparator Voltage Reference Enable bit 1 = CVREF circuit powered on 0 = CVREF circuit powered downDit 6CVROE: Comparator VREF Output Enable bit 1 = CVREF voltage level is output on CVREF pin 0 = CVREF voltage level is disconnected from CVREF pin 0 = CVRSS: Comparator VREF Source Selection bit 1 = Comparator reference source, CVRSRC = VREF+ - VREF- 0 = Comparator reference source, CVRSRC = AVDD - AVSSDit 4-0CVR<4:0>: Comparator VREF Value Selection 0 ≤ CVR<4:0> ≤ 31 bits When CVRSS = 1: CVREF = (VREF-) + (CVR<4:0>/32) • (VREF+ - VREF-) When CVRSS = 0:	Legend:							
Dit 7 CVREN: Comparator Voltage Reference Enable bit $1 = CVREF$ circuit powered on $0 = CVREF$ circuit powered downDit 6 CVROE: Comparator VREF Output Enable bit $1 = CVREF$ voltage level is output on CVREF pin $0 = CVREF$ voltage level is disconnected from CVREF pin $0 = CVRES$: Comparator VREF Source Selection bit $1 = Comparator reference source, CVRSRC = VREF + - VREF-0 = Comparator reference source, CVRSRC = AVDD - AVSSDit 4-0CVR<4:0>: Comparator VREF Value Selection 0 \le CVR<4:0> \le 31 bits\frac{When CVRSS = 1:}{CVREF = (VREF-) + (CVR<4:0>/32) • (VREF + - VREF-)\frac{When CVRSS = 0:}{CVRSS = 0}$	R = Readab	ole bit	W = Writable b	oit	U = Unimplem	nented bit, rea	d as '0'	
$1 = CVREF circuit powered on$ $0 = CVREF circuit powered down$ $0 = CVROE: Comparator VREF Output Enable bit$ $1 = CVREF voltage level is output on CVREF pin$ $0 = CVREF voltage level is disconnected from CVREF pin$ $0 = CVRSS: Comparator VREF Source Selection bit$ $1 = Comparator reference source, CVRSRC = VREF+ - VREF-$ $0 = Comparator reference source, CVRSRC = AVDD - AVSS$ $0 = CVR<4:0>: Comparator VREF Value Selection 0 \le CVR<4:0> \le 31 \text{ bits}$ $\frac{When CVRSS = 1:}{CVREF = (VREF-) + (CVR<4:0>/32) \bullet (VREF+ - VREF-)$ $When CVRSS = 0:$	-n = Value a	at POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown
$1 = \text{Comparator reference source, CVRSRC} = \text{VREF+} - \text{VREF-} \\ 0 = \text{Comparator reference source, CVRSRC} = \text{AVDD} - \text{AVSS} \\ \text{bit 4-0} \qquad \text{CVR<4:0>: Comparator VREF Value Selection } 0 \le \text{CVR<4:0>} \le 31 \text{ bits} \\ \frac{\text{When CVRSS} = 1:}{\text{CVREF} = (\text{VREF-}) + (\text{CVR<4:0>}/32) \bullet (\text{VREF+} - \text{VREF-}) \\ \frac{\text{When CVRSS} = 0:}{\text{When CVRSS} = 0:} \\ \end{array}$	bit 6 bit 5	0 = CVREF C CVROE: COU 1 = CVREF V 0 = CVREF V	rircuit powered d mparator VREF O voltage level is ou voltage level is di	own utput Enable utput on CVR sconnected fi	EF pin rom CVREF pin			
$\frac{When CVRSS = 1}{CVREF = (VREF-) + (CVR<4:0>/32) \bullet (VREF+ - VREF-)}$ $\frac{When CVRSS = 0}{When CVRSS = 0}$	bit 5	1 = Compar	ator reference so	ource, CVRSR	c = Vref+ – Vr			
	bit 4-0	<u>When CVRS</u> CVREF = (VR <u>When CVRS</u>	<u>S = 1:</u> EF-) + (CVR<4:0 <u>S = 0:</u>	>/32) • (VREF	+ – Vref-)	:0> ≤ 31 bits		



25.2 Voltage Reference Accuracy/Error

The full range of voltage reference cannot be realized due to the construction of the module. The transistors on the top and bottom of the resistor ladder network (Figure 25-1) keep CVREF from approaching the reference source rails. The voltage reference is derived from the reference source; therefore, the CVREF output changes with fluctuations in that source. The tested absolute accuracy of the voltage reference can be found in Section 31.0 "Electrical Characteristics".

25.3 **Operation During Sleep**

When the device wakes up from Sleep through an interrupt or a Watchdog Timer time-out, the contents of the CVRCON register are not affected. To minimize current consumption in Sleep mode, the voltage reference should be disabled.

25.4 Effects of a Reset

A device Reset disables the voltage reference by clearing bit, CVREN (CVRCON<7>). This Reset also disconnects the reference from the RF5 pin by clearing bit, CVROE (CVRCON<6>).

25.5 **Connection Considerations**

The voltage reference module operates independently of the comparator module. The output of the reference generator may be connected to the RA0 pin if the CVROE bit is set. Enabling the voltage reference output onto RA0 when it is configured as a digital input will increase current consumption. Connecting RA0 as a digital output with CVRSS enabled will also increase current consumption.

The RA0 pin can be used as a simple D/A output with limited drive capability. Due to the limited current drive capability, a buffer must be used on the voltage reference output for external connections to VREF. Figure 25-2 shows an example buffering technique.

FIGURE 25-2: COMPARATOR VOLTAGE REFERENCE OUTPUT BUFFER EXAMPLE



Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
CVRCON	CVREN	CVROE	CVRSS	CVR4	CVR3	CVR2	CVR1	CVR0
CM1CON	CON	COE	CPOL	EVPOL1	EVPOL0	CREF	CCH1	CCH0
CM2CON	CON	COE	CPOL	EVPOL1	EVPOL0	CREF	CCH1	CCH0
TRISA	TRISA7	TRISA6	TRISA5	_	TRISA3	TRISA2	TRISA1	TRISA0
ANCON0	ANSEL7	ANSEL6	ANSEL5	ANSEL4	ANSEL3	ANSEL2	ANSEL1	ANSEL0

Legend: — = unimplemented, read as '0'. Shaded cells are not used with the comparator voltage reference.

NOTES:

26.0 HIGH/LOW-VOLTAGE DETECT (HLVD)

The PIC18F66K80 family of devices has a High/Low-Voltage Detect module (HLVD). This is a programmable circuit that sets both a device voltage trip point and the direction of change from that point. If the device experiences an excursion past the trip point in that direction, an interrupt flag is set. If the interrupt is enabled, the program execution branches to the interrupt vector address and the software responds to the interrupt. The High/Low-Voltage Detect Control register (Register 26-1) completely controls the operation of the HLVD module. This allows the circuitry to be "turned off" by the user under software control, which minimizes the current consumption for the device.

The module's block diagram is shown in Figure 26-1.

REGISTER 26-1: HLVDCON: HIGH/LOW-VOLTAGE DETECT CONTROL REGISTER

R/W-0	R-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
VDIRMAG	BGVST	IRVST	HLVDEN	HLVDL3 ⁽¹⁾	HLVDL2 ⁽¹⁾	HLVDL1 ⁽¹⁾	HLVDL0 ⁽¹⁾	
bit 7							bit 0	
Legend:								
R = Readable	bit	W = Writable	bit	U = Unimpler	nented bit, read	l as '0'		
-n = Value at POR		'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	x = Bit is unknown	
bit 7		oltage Direction	•					
					int (HLVDL<3:0			
			•		point (HLVDL<	3:0>)		
bit 6		d Gap Reference	•		ig bit			
		and gap voltag						
		and gap voltag						
bit 5		al Reference V	•	•				
		•	•	•	e interrupt flag		• •	
		d the HLVD int		0	ate the interrup	t flag at the spe	ecified voltage	
bit 4	0	gh/Low-Voltage	•					
	1 = HLVD en		Detectione					
	0 = HLVD dis							
bit 3-0	HLVDL<3:0>	: Voltage Deteo	tion Limit bits	(1)				
					the HLVDIN pin)		
	1110 = Maxi r	num setting	· · ·		·	,		
	•							
	•							
	0000 = Mini m	num setting						
		iam betting						

Note 1: For the electrical specifications, see Parameter D420 in Section 31.0 "Electrical Characteristics".

The module is enabled by setting the HLVDEN bit (HLVDCON<4>). Each time the HLVD module is enabled, the circuitry requires some time to stabilize. The IRVST bit (HLVDCON<5>) is a read-only bit used to indicate when the circuit is stable. The module can only generate an interrupt after the circuit is stable and IRVST is set.

The VDIRMAG bit (HLVDCON<7>) determines the overall operation of the module. When VDIRMAG is cleared, the module monitors for drops in VDD below a predetermined set point. When the bit is set, the module monitors for rises in VDD above the set point.

26.1 Operation

When the HLVD module is enabled, a comparator uses an internally generated reference voltage as the set point. The set point is compared with the trip point, where each node in the resistor divider represents a trip point voltage. The "trip point" voltage is the voltage level at which the device detects a high or low-voltage event, depending on the configuration of the module.

When the supply voltage is equal to the trip point, the voltage tapped off of the resistor array is equal to the internal reference voltage generated by the voltage reference module. The comparator then generates an interrupt signal by setting the HLVDIF bit.

The trip point voltage is software programmable to any one of 16 values. The trip point is selected by programming the HLVDL<3:0> bits (HLVDCON<3:0>).

The HLVD module has an additional feature that allows the user to supply the trip voltage to the module from an external source. This mode is enabled when bits, HLVDL<3:0>, are set to '1111'. In this state, the comparator input is multiplexed from the external input pin, HLVDIN. This gives users the flexibility of configuring the High/Low-Voltage Detect interrupt to occur at any voltage in the valid operating range.





26.2 HLVD Setup

To set up the HLVD module:

- 1. Select the desired HLVD trip point by writing the value to the HLVDL<3:0> bits.
- 2. Set the VDIRMAG bit to detect high voltage (VDIRMAG = 1) or low voltage (VDIRMAG = 0).
- 3. Enable the HLVD module by setting the HLVDEN bit.
- 4. Clear the HLVD interrupt flag (PIR2<2>), which may have been set from a previous interrupt.
- If interrupts are desired, enable the HLVD interrupt by setting the HLVDIE and GIE bits (PIE2<2> and INTCON<7>, respectively).

An interrupt will not be generated until the IRVST bit is set.

Note: Before changing any module settings (VDIRMAG, HLVDL<3:0>), first disable the module (HLVDEN = 0), make the changes and re-enable the module. This prevents the generation of false HLVD events.

26.3 Current Consumption

When the module is enabled, the HLVD comparator and voltage divider are enabled and consume static current. The total current consumption, when enabled, is specified in electrical specification Parameter D022B (Table 31-11).

Depending on the application, the HLVD module does not need to operate constantly. To reduce current requirements, the HLVD circuitry may only need to be enabled for short periods where the voltage is checked. After such a check, the module could be disabled.

26.4 HLVD Start-up Time

The internal reference voltage of the HLVD module, specified in electrical specification Parameter 37 (Section 31.0 "Electrical Characteristics"), may be used by other internal circuitry, such as the programmable Brown-out Reset. If the HLVD or other circuits using the voltage reference are disabled to lower the device's current consumption, the reference voltage circuit will require time to become stable before a low or high-voltage condition can be reliably detected. This start-up time, TIRVST, is an interval that is independent of device clock speed. It is specified in electrical specification Parameter 37 (Table 31-11).

The HLVD interrupt flag is not enabled until TIRVST has expired and a stable reference voltage is reached. For this reason, brief excursions beyond the set point may not be detected during this interval (see Figure 26-2 or Figure 26-3).





26.5 Applications

In many applications, it is desirable to detect a drop below, or rise above, a particular voltage threshold. For example, the HLVD module could be periodically enabled to detect Universal Serial Bus (USB) attach or detach. This assumes the device is powered by a lower voltage source than the USB when detached. An attach would indicate a high-voltage detect from, for example, 3.3V to 5V (the voltage on USB) and vice versa for a detach. This feature could save a design a few extra components and an attach signal (input pin).

For general battery applications, Figure 26-4 shows a possible voltage curve. Over time, the device voltage decreases. When the device voltage reaches voltage, VA, the HLVD logic generates an interrupt at time, TA. The interrupt could cause the execution of an ISR, which would allow the application to perform "house-keeping tasks" and a controlled shutdown before the device voltage exits the valid operating range at TB. This would give the application a time window, represented by the difference between TA and TB, to safely exit.



TYPICAL LOW-VOLTAGE DETECT APPLICATION



26.6 Operation During Sleep

When enabled, the HLVD circuitry continues to operate during Sleep. If the device voltage crosses the trip point, the HLVDIF bit will be set and the device will wake-up from Sleep. Device execution will continue from the interrupt vector address if interrupts have been globally enabled.

26.7 Effects of a Reset

A device Reset forces all registers to their Reset state. This forces the HLVD module to be turned off.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
HLVDCON	VDIRMAG	BGVST	IRVST	HLVDEN	HLVDL3	HLVDL2	HLVDL1	HLVDL0
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF
PIR2	OSCFIF	_	_	—	BCLIF	HLVDIF	TMR3IF	TMR3GIF
PIE2	OSCFIE	_	_	_	BCLIE	HLVDIE	TMR3IE	TMR3GIE
IPR2	OSCFIP	_	—	—	BCLIP	HLVDIP	TMR3IP	TMR3GIP
TRISA	TRISA7 ⁽¹⁾	TRISA6 ⁽¹⁾	TRISA5	—	TRISA3	TRISA2	TRISA1	TRISA0

TABLE 26-1: REGISTERS ASSOCIATED WITH HIGH/LOW-VOLTAGE DETECT MODULE

Legend: — = unimplemented, read as '0'. Shaded cells are not used by the HLVD module.

Note 1: PORTA<7:6> and their direction bits are individually configured as port pins based on various primary oscillator modes. When disabled, these bits read as '0'.

27.0 ECAN MODULE

PIC18F66K80 family devices contain an Enhanced Controller Area Network (ECAN) module. The ECAN module is fully backward compatible with the CAN module available in PIC18CXX8 and PIC18FXX8 devices and the ECAN module in PIC18Fxx80 devices.

The Controller Area Network (CAN) module is a serial interface which is useful for communicating with other peripherals or microcontroller devices. This interface, or protocol, was designed to allow communications within noisy environments.

The ECAN module is a communication controller, implementing the CAN 2.0A or B protocol as defined in the BOSCH specification. The module will support CAN 1.2, CAN 2.0A, CAN 2.0B Passive and CAN 2.0B Active versions of the protocol. The module implementation is a full CAN system; however, the CAN specification is not covered within this data sheet. Refer to the BOSCH CAN specification for further details.

The module features are as follows:

- Implementation of the CAN protocol, CAN 1.2, CAN 2.0A and CAN 2.0B
- DeviceNet[™] data bytes filter support
- · Standard and extended data frames
- 0-8 bytes data length
- Programmable bit rate up to 1 Mbit/sec
- Fully backward compatible with the PIC18XXX8 CAN module
- · Three modes of operation:
 - Mode 0 Legacy mode
 - Mode 1 Enhanced Legacy mode with DeviceNet support
 - Mode 2 FIFO mode with DeviceNet support
- Support for remote frames with automated handling
 Double-buffered receiver with two prioritized
- received message storage buffers
- Six buffers programmable as RX and TX message buffers
- 16 full (standard/extended identifier) acceptance filters that can be linked to one of four masks
- Two full acceptance filter masks that can be assigned to any filter
- One full acceptance filter that can be used as either an acceptance filter or acceptance filter mask
- Three dedicated transmit buffers with application specified prioritization and abort capability
- Programmable wake-up functionality with integrated low-pass filter
- Programmable Loopback mode supports self-test operation
- Signaling via interrupt capabilities for all CAN receiver and transmitter error states
- · Programmable clock source
- Programmable link to timer module for time-stamping and network synchronization
- Low-power Sleep mode

27.1 Module Overview

The CAN bus module consists of a protocol engine and message buffering and control. The CAN protocol engine automatically handles all functions for receiving and transmitting messages on the CAN bus. Messages are transmitted by first loading the appropriate data registers. Status and errors can be checked by reading the appropriate registers. Any message detected on the CAN bus is checked for errors and then matched against filters to see if it should be received and stored in one of the two receive registers.

The CAN module supports the following frame types:

- Standard Data Frame
- Extended Data Frame
- Remote Frame
- Error Frame
- Overload Frame Reception

The CAN module uses the RB2/CANTX and RB3/ CANRX pins to interface with the CAN bus. The CANTX and CANRX pins can be placed on alternate I/O pins by setting the CANMX (CONFIG3H<0>) Configuration bit.

For the PIC18F2XK80 and PIC18F4XK80, the alternate pin locations are RC6/CANTX and RC7/CANRX. For the PIC18F6XK80, the alternate pin locations are RE4/CANRX and RE5/CANTX.

In normal mode, the CAN module automatically overrides the appropriate TRIS bit for CANTX. The user must ensure that the appropriate TRIS bit for CANRX is set.

27.1.1 MODULE FUNCTIONALITY

The CAN bus module consists of a protocol engine, message buffering and control (see Figure 27-1). The protocol engine can best be understood by defining the types of data frames to be transmitted and received by the module.

The following sequence illustrates the necessary initialization steps before the ECAN module can be used to transmit or receive a message. Steps can be added or removed depending on the requirements of the application.

- 1. Initial LAT and TRIS bits for RX and TX CAN.
- 2. Ensure that the ECAN module is in Configuration mode.
- 3. Select ECAN Operational mode.
- 4. Set up the Baud Rate registers.
- 5. Set up the Filter and Mask registers.
- 6. Set the ECAN module to normal mode or any other mode required by the application logic.



27.2 CAN Module Registers

Note:	Not all CAN registers are available in the
	Access Bank.

There are many control and data registers associated with the CAN module. For convenience, their descriptions have been grouped into the following sections:

- Control and Status Registers
- Dedicated Transmit Buffer Registers
- Dedicated Receive Buffer Registers
- Programmable TX/RX and Auto RTR Buffers
- Baud Rate Control Registers
- I/O Control Register
- Interrupt Status and Control Registers

Detailed descriptions of each register and their usage are described in the following sections.

27.2.1 CAN CONTROL AND STATUS REGISTERS

The registers described in this section control the overall operation of the CAN module and show its operational status.

Mode 0	R/W-1	R/W-0	R/W-0	R/S-0	R/W-0	R/W-0	R/W-0	U-0	
wode u	REQOP2	REQOP1	REQOP0	ABAT	WIN2	WIN1	WIN0	_	
	R/W-1	R/W-0	R/W-0	R/S-0	U0	U-0	U-0	U-0	
Mode 1	REQOP2	REQOP1	REQOP0	ABAT	_				
	R/W-1	R/W-0	R/W-0	R/S-0	R-0	R-0	R-0	R-0	
Mode 2	REQOP2	REQOP1	REQOP0	ABAT	FP3	FP2	FP1	FP0	
	bit 7							bit	
Legend:			S = Settable	bit					
R = Read	able bit		W = Writable	e bit	U = Unimple	emented bit,	read as '0'		
R = Readable bit -n = Value at POR			'1' = Bit is se	et	'0' = Bit is c		x = Bit is unk	known	
bit 7-5)>: Request (•	n wode bits					
		ests Configur							
		ests Listen O ests Loopbac							
		led/Sleep mo							
		ests Normal r							
bit 4	•	t All Pending		is bit					
		-			buffers)(1)				
					,				
	 Abort all pending transmissions (in all transmit buffers)⁽¹⁾ Transmissions proceeding as normal Mode 0⁻ 								
bit 3-1	<u>Mode 0:</u> WIN<2:0>: \	Window Addro	ess bits						
dit 3-1	WIN<2:0>: \ These bits s	elect which of	the CAN buf				a. This allows errupt, the ICC		
dit 3-1	WIN<2:0>: These bits so buffer registe	elect which of ers from any o	the CAN buf	bank. After	a frame has o	caused an inte		DE<3:0> bit	
bit 3-1	WIN<2:0>: N These bits so buffer registe can be copie 111 = Recei	elect which of ers from any o ed to the WIN ive Buffer 0	the CAN buf	bank. After	a frame has o	caused an inte	errupt, the ICC	DE<3:0> bit	
bit 3-1	WIN<2:0>: \ These bits so buffer registe can be copie 111 = Recei 110 = Recei	elect which of ers from any o ed to the WIN ive Buffer 0 ive Buffer 0	the CAN buf	bank. After	a frame has o	caused an inte	errupt, the ICC	DE<3:0> bit	
dit 3-1	WIN<2:0>: \ These bits so buffer register can be copie 111 = Recei 110 = Recei 101 = Recei	elect which of ers from any o ed to the WIN ive Buffer 0 ive Buffer 0 ive Buffer 1	the CAN buf	bank. After	a frame has o	caused an inte	errupt, the ICC	DE<3:0> bit	
Dit 3-1	WIN<2:0>: \ These bits s buffer registe can be copie 111 = Recei 110 = Recei 101 = Recei 100 = Trans	elect which of ers from any o ed to the WIN ive Buffer 0 ive Buffer 0 ive Buffer 1 smit Buffer 0	the CAN buf	bank. After	a frame has o	caused an inte	errupt, the ICC	DE<3:0> bit	
Dit 3-1	WIN<2:0>: \ These bits s buffer registe can be copie 111 = Recei 101 = Recei 101 = Recei 100 = Trans 011 = Trans	elect which of ers from any o ed to the WIN ive Buffer 0 ive Buffer 0 ive Buffer 1 smit Buffer 0 smit Buffer 1	the CAN buf	bank. After	a frame has o	caused an inte	errupt, the ICC	DE<3:0> bit	
Dit 3-1	WIN<2:0>: \ These bits s buffer registe can be copie 111 = Recei 101 = Recei 101 = Recei 100 = Trans 011 = Trans 010 = Trans	elect which of ers from any o ed to the WIN ive Buffer 0 ive Buffer 1 mit Buffer 0 mit Buffer 1 mit Buffer 1 mit Buffer 2	the CAN buf	bank. After	a frame has o	caused an inte	errupt, the ICC	DE<3:0> bit	
Dit 3-1	WIN<2:0>: \ These bits s buffer registe can be copie 111 = Recei 101 = Recei 101 = Recei 100 = Trans 011 = Trans	elect which of ers from any o ed to the WIN ive Buffer 0 ive Buffer 1 mit Buffer 1 mit Buffer 1 mit Buffer 2 ive Buffer 0	the CAN buf	bank. After	a frame has o	caused an inte	errupt, the ICC	DE<3:0> bits	
bit 3-1 bit 0	WIN<2:0>: \ These bits s buffer registe can be copie 111 = Recei 101 = Recei 100 = Trans 011 = Trans 010 = Trans 010 = Recei 000 = Recei Mode 0:	elect which of ers from any o ed to the WIN ive Buffer 0 ive Buffer 1 mit Buffer 1 mit Buffer 1 mit Buffer 2 ive Buffer 0	the CAN buff data memory <2:0> bits to	bank. After	a frame has o	caused an inte	errupt, the ICC	DE<3:0> bit	
	WIN<2:0>: N These bits s buffer registe can be copie 111 = Recei 100 = Recei 100 = Trans 011 = Trans 010 = Trans 010 = Recei 000 = Recei Mode 0: Unimpleme Mode 1:	elect which of ers from any o ed to the WIN ive Buffer 0 ive Buffer 0 ive Buffer 1 smit Buffer 1 smit Buffer 1 smit Buffer 2 ive Buffer 0 ive Buffer 0 ive Buffer 0	the CAN buf data memory <2:0> bits to	bank. After	a frame has o	caused an inte	errupt, the ICC	DE<3:0> bit	
bit 0	WIN<2:0>: V These bits s buffer registe can be copie 111 = Recei 101 = Recei 101 = Recei 100 = Trans 011 = Trans 010 = Trans 010 = Recei 000 = Recei Mode 0: Unimpleme Mode 1: Unimpleme	elect which of ers from any of ed to the WIN ive Buffer 0 ive Buffer 1 mit Buffer 1 mit Buffer 1 mit Buffer 1 mit Buffer 2 ive Buffer 0 ive Buffer 0	the CAN buf data memory <2:0> bits to	bank. After	a frame has o	caused an inte	errupt, the ICC	DE<3:0> bit	
bit 0	WIN<2:0>: N These bits s buffer registe can be copie 111 = Recei 101 = Recei 101 = Recei 100 = Trans 011 = Trans 010 = Trans 010 = Recei 000 = Recei Mode 0: Unimpleme Mode 1: Unimpleme Mode 2:	elect which of ers from any o ed to the WIN ive Buffer 0 ive Buffer 1 smit Buffer 1 smit Buffer 1 smit Buffer 2 ive Buffer 0 ive Buffer 0 ive Buffer 0 anted: Read a	the CAN buff data memory <2:0> bits to s '0'	bank. After	a frame has o	caused an inte	errupt, the ICC	DE<3:0> bit	
bit 0	WIN<2:0>: NThese bits sbuffer registecan be copie111 = Recei101 = Recei101 = Recei100 = Trans011 = Trans010 = Trans010 = Recei000 = ReceiMode 0:UnimplemeMode 1:UnimplemeMode 2:FP<3:0>: FI	elect which of ers from any o ed to the WIN ive Buffer 0 ive Buffer 1 smit Buffer 1 smit Buffer 1 smit Buffer 2 ive Buffer 0 ive Buffer 0 ive Buffer 0 anted: Read a FO Read Poi	the CAN buff data memory <2:0> bits to s '0' s '0' nter bits	bank. After select the c	a frame has o	caused an inte	errupt, the ICC	DE<3:0> bit	
bit 0	WIN<2:0>: NThese bits isbuffer registedcan be copied111 = Receid101 = Receid101 = Receid100 = Trans011 = Trans010 = Trans010 = Receid000 = ReceidMode 0:UnimplemeMode 1:UnimplemeMode 2:FP<3:0>: FIThese bits p	elect which of ers from any o ed to the WIN ive Buffer 0 ive Buffer 1 smit Buffer 1 smit Buffer 1 smit Buffer 2 ive Buffer 0 ive Buffer 0 ive Buffer 0 ive Buffer 0 anted: Read a FO Read Poi joint to the me	the CAN buff data memory <2:0> bits to s '0' is '0' is '0' inter bits essage buffer	bank. After select the c	a frame has o	caused an inte	errupt, the ICC	DE<3:0> bit	
bit 0	WIN<2:0>: NThese bits is buffer registed can be copied111 = Recei110 = Recei101 = Recei101 = Recei100 = Trans011 = Trans010 = Trans010 = Recei000 = ReceiMode 0:UnimplemeMode 1:UnimplemeMode 2:FP<3:0>: FIThese bits p000 = Recei	elect which of ers from any of ed to the WIN ive Buffer 0 ive Buffer 0 ive Buffer 1 mit Buffer 1 mit Buffer 1 mit Buffer 2 ive Buffer 0 ive Buffer 0 ive Buffer 0 ive Buffer 0 inted: Read a FO Read Poi joint to the me eive Message	s '0' s '0' s '0' s sage buffer buffer 0	bank. After select the c	a frame has o	caused an inte	errupt, the ICC	DE<3:0> bit	
bit 0	WIN<2:0>: Y These bits s buffer registe can be copie 111 = Recei 101 = Recei 101 = Recei 100 = Trans 010 = Trans 010 = Recei 000 = Recei Mode 0: Unimpleme Mode 1: Unimpleme Mode 2: FP<3:0>: FI These bits p 0000 = Recei 0000 = Recei	elect which of ers from any o ed to the WIN ive Buffer 0 ive Buffer 0 ive Buffer 1 mit Buffer 1 mit Buffer 1 mit Buffer 2 ive Buffer 0 ive Buffer 0	s '0' s '0' s '0' nter bits essage buffer e Buffer 0 e Buffer 1	bank. After select the c	a frame has o	caused an inte	errupt, the ICC	DE<3:0> bit	
bit 0	WIN<2:0>: N These bits s buffer registe can be copie 111 = Recei 101 = Recei 101 = Recei 100 = Trans 010 = Trans 010 = Trans 001 = Recei 000 = Recei Mode 0: Unimpleme Mode 1: Unimpleme Mode 2: FP<3:0>: FI These bits p 0000 = Recei 0001 = Recei	elect which of ers from any of ed to the WIN ive Buffer 0 ive Buffer 0 ive Buffer 1 mit Buffer 1 mit Buffer 1 mit Buffer 2 ive Buffer 0 ive Buffer 0 ive Buffer 0 ive Buffer 0 inted: Read a FO Read Poi joint to the me eive Message	s '0' s '0' s '0' s '0' nter bits essage buffer buffer 0 buffer 1 buffer 2	bank. After select the c	a frame has o	caused an inte	errupt, the ICC	DE<3:0> bit	
bit 0	WIN<2:0>: N These bits s buffer registe can be copie 111 = Recei 101 = Recei 101 = Recei 100 = Trans 011 = Trans 010 = Trans 010 = Trans 010 = Recei Mode 0: Unimpleme Mode 1: Unimpleme Mode 2: FP<3:0>: FI These bits p 0000 = Recei 0001 = Rec 0011 = Recei 0010 = Recei 0010 = Recei 0000 = Recei	elect which of ers from any of ed to the WIN ive Buffer 0 ive Buffer 0 ive Buffer 1 mit Buffer 1 mit Buffer 1 mit Buffer 2 ive Buffer 0 ive Buffer 3 mted: Read a fO Read Poi joint to the me eive Message eive Message eive Message	s '0' s '0' s '0' s '0' nter bits essage buffer buffer 0 buffer 1 buffer 2 buffer 3 buffer 4	bank. After select the c	a frame has o	caused an inte	errupt, the ICC	DE<3:0> bit	
bit 0	WIN<2:0>: N These bits s buffer registe can be copie 111 = Recei 101 = Recei 101 = Recei 101 = Recei 100 = Trans 010 = Trans 010 = Trans 010 = Recei 000 = Recei Mode 0: Unimpleme Mode 1: Unimpleme Mode 2: FP<3:0>: FI These bits p 0000 = Recei 0001 = Rec 0011 = Recei 0102 = Recei 0003 = Recei 0004 = Recei 0000 = Recei 0000 = Recei 0000 = Recei 0001 = Recei 0010 = Recei 0010 = Recei 0010 = Recei 0101 = Recei 0101 = Recei 0101 = Recei	elect which of ers from any of ed to the WIN ive Buffer 0 ive Buffer 0 ive Buffer 1 mit Buffer 1 mit Buffer 1 mit Buffer 2 ive Buffer 0 ive Buffer 3 ive Buffer 3 ive Buffer 3 ive Buffer 4 ive Buffer 4	s '0' s '0' s '0' s '0' nter bits essage buffer buffer 0 buffer 1 buffer 2 buffer 2 buffer 3 buffer 4 buffer 5	bank. After select the c	a frame has o	caused an inte	errupt, the ICC	DE<3:0> bit	
bit 0	WIN<2:0>: N These bits s buffer registe can be copie 111 = Recei 101 = Recei 101 = Recei 101 = Recei 101 = Trans 010 = Trans 010 = Trans 010 = Recei 000 = Recei Mode 0: Unimpleme Mode 1: Unimpleme Mode 2: FP<3:0>: FI These bits p 0001 = Rec 0010 = Rec 0011 = Rec 0101 = Rec 0110 = Rec	elect which of ers from any of ed to the WIN ive Buffer 0 ive Buffer 1 mit Buffer 1 mit Buffer 1 mit Buffer 2 ive Buffer 0 ive Buffer 3 mted: Read a fO Read Poi joint to the me eive Message eive Message eive Message eive Message	s '0' s '0' s '0' s '0' s '0' nter bits essage buffer buffer 0 buffer 1 buffer 2 buffer 2 buffer 3 buffer 3 buffer 4 buffer 5 buffer 6	bank. After select the c	a frame has o	caused an inte	errupt, the ICC	DE<3:0> bit	
bit 0	WIN<2:0>: N These bits s buffer registe can be copie 111 = Recei 101 = Recei 101 = Recei 101 = Recei 101 = Trans 010 = Trans 010 = Trans 010 = Recei 000 = Recei Mode 0: Unimpleme Mode 1: Unimpleme Mode 2: FP<3:0>: FI These bits p 0001 = Rec 0010 = Rec 0011 = Rec 0101 = Rec 0110 = Rec	elect which of ers from any of ed to the WIN ive Buffer 0 ive Buffer 1 mit Buffer 1 mit Buffer 1 mit Buffer 2 ive Buffer 0 ive Buffer 3 mted: Read a fO Read Poi joint to the me eive Message eive Message eive Message eive Message eive Message eive Message	s '0' s '0' s '0' s '0' s '0' nter bits essage buffer buffer 0 buffer 1 buffer 2 buffer 2 buffer 3 buffer 3 buffer 4 buffer 5 buffer 6	bank. After select the c	a frame has o	caused an inte	errupt, the ICC	DE<3:0> bit	

REGISTER 27-1: CANCON: CAN CONTROL REGISTER

Note 1: This bit will clear when all transmissions are aborted.

Mode 0	R-1	R-0	R-0	R-0	R-0	R-0	R-0	U-0		
viode U	OPMODE2 ⁽¹⁾	DPMODE1 ⁽¹⁾	OPMODE0 ⁽¹⁾		ICODE2	ICODE1	ICODE0	—		
	R-1	R-0	R-0	R-0	R-0	R-0	R-0	R-0		
Mode 1,2		DPMODE1 ⁽¹⁾		EICODE4	EICODE3	EICODE2	EICODE1	EICODE		
	bit 7							b		
Legend:										
R = Readab	le hit		W = Writable bit		II = I Inimn	lemented bit	n' as hear	,		
-n = Value a			'1' = Bit is set		'0' = Bit is o		x = Bit is u			
			_		o Ditio		X Ditiou			
bit 7-5		•	/lode Status bits ⁽)						
	111 = Reserved									
	110 = Reserved									
	101 = Reserved									
	100 = Configura 011 = Listen Or									
	010 = Loopback									
	001 = Disable/S									
	000 = Normal m									
bit 4	Mode 0:									
	Unimplemente	d: Read as '0)'							
	-									
bit 3-1,4-0	Mode 0: ICODE<2:0>: Interrupt Code bits									
bit 3-1,4-0	When an interruindicates the so to EWIN<4:0> (I	upt occurs, a ource of the in Mode 1 and 2	prioritized code iterrupt. By copyi), it is possible to	ng ICOD select the	E<3:1> to W correct buff	/IN<3:0> (M er to map int	ode 0) or El to the Acces	ICODE<4: s Bank are		
bit 3-1,4-0	ICODE<2:0>: In When an interruindicates the so to EWIN<4:0> (I	upt occurs, a ource of the in Mode 1 and 2	prioritized code iterrupt. By copyi), it is possible to e example. To sin	ng ICOD select the	E<3:1> to W correct buff description,	/IN<3:0> (M er to map int	ode 0) or El to the Acces g table lists a	ICODE<4: s Bank are		
bit 3-1,4-0	ICODE<2:0>: Ir When an interru indicates the so to EWIN<4:0> (I See Example 2)	upt occurs, a ource of the in Mode 1 and 2	prioritized code iterrupt. By copyi), it is possible to e example. To sin Mode 0	ng ICOD select the	E<3:1> to W correct buff description, Mode 1	/IN<3:0> (M er to map int	ode 0) or El to the Acces g table lists a Mode 2	ICODE<4: s Bank are		
bit 3-1,4-0	ICODE<2:0>: Ir When an interru indicates the so to EWIN<4:0> (I See Example 2) No interrupt	upt occurs, a urce of the in Mode 1 and 2 7-2 for a code	prioritized code terrupt. By copyi), it is possible to e example. To sin Mode 0 00000	ng ICOD select the	E<3:1> to W correct buff description, Mode 1 00000	/IN<3:0> (M er to map int	ode 0) or El to the Acces g table lists Mode 2 00000	ICODE<4: s Bank are		
bit 3-1,4-0	ICODE<2:0>: Ir When an interruindicates the so to EWIN<4:0> (I See Example 2) No interrupt CAN bus error i	upt occurs, a urce of the in Mode 1 and 2 7-2 for a code	prioritized code terrupt. By copyi), it is possible to e example. To sin Mode 0 00000 00010	ng ICOD select the	E<3:1> to W correct buff description, Mode 1 00000 00010	/IN<3:0> (M er to map int	ode 0) or El to the Acces g table lists a Mode 2 00000 00010	ICODE<4: s Bank are		
bit 3-1,4-0	ICODE<2:0>: Ir When an interru indicates the so to EWIN<4:0> (I See Example 2 No interrupt CAN bus error i TXB2 interrupt	upt occurs, a urce of the in Mode 1 and 2 7-2 for a code	prioritized code terrupt. By copyi), it is possible to e example. To sin Mode 0 00000 00010 00100	ng ICOD select the	E<3:1> to W correct buff description, Mode 1 00000 00010 00100	/IN<3:0> (M er to map int	ode 0) or El to the Acces g table lists a Mode 2 00000 00010 00100	ICODE<4: s Bank are		
bit 3-1,4-0	ICODE<2:0>: Ir When an interru indicates the so to EWIN<4:0> (I See Example 2) No interrupt CAN bus error i TXB2 interrupt TXB1 interrupt	upt occurs, a urce of the in Mode 1 and 2 7-2 for a code	prioritized code terrupt. By copyi), it is possible to e example. To sin Mode 0 00000 00010 00100 00110	ng ICOD select the	E<3:1> to W correct buff description, Mode 1 00000 00010 00100 00110	/IN<3:0> (M er to map int	ode 0) or El to the Acces g table lists a Mode 2 00000 00010 00100 00110	ICODE<4: s Bank are		
bit 3-1,4-0	ICODE<2:0>: Ir When an interru indicates the so to EWIN<4:0> (I See Example 2) No interrupt CAN bus error i TXB2 interrupt TXB1 interrupt TXB0 interrupt	upt occurs, a urce of the in Mode 1 and 2 7-2 for a code	prioritized code terrupt. By copyi), it is possible to e example. To sin Mode 0 00000 00010 00100 00110 01000	ng ICOD select the	E<3:1> to W correct buff description, Mode 1 00000 00010 00100 00110 01000	/IN<3:0> (M er to map int	ode 0) or El to the Acces g table lists a Mode 2 00000 00010 00100	ICODE<4: s Bank are		
bit 3-1,4-0	ICODE<2:0>: Ir When an interru indicates the so to EWIN<4:0> (I See Example 2) No interrupt CAN bus error i TXB2 interrupt TXB1 interrupt TXB0 interrupt RXB1 interrupt	upt occurs, a urce of the in Mode 1 and 2 7-2 for a code	prioritized code terrupt. By copyi), it is possible to e example. To sin Mode 0 00000 00010 00100 00110 01000 01010	ng ICOD select the	E<3:1> to W correct buff description, Mode 1 00000 00010 00100 00110 01000 10001	/IN<3:0> (M er to map int	ode 0) or El to the Access g table lists : Mode 2 00000 00100 00100 00110 01000	ICODE<4: s Bank are		
bit 3-1,4-0	ICODE<2:0>: Ir When an interru indicates the so to EWIN<4:0> (I See Example 2) No interrupt CAN bus error i TXB2 interrupt TXB1 interrupt RXB1 interrupt RXB0 interrupt	upt occurs, a urce of the in Mode 1 and 2 7-2 for a code nterrupt	prioritized code terrupt. By copyi), it is possible to e example. To sin Mode 0 00000 00010 00100 00110 01000 01010 01010 01100	ng ICOD select the	E<3:1> to W correct buff description, Mode 1 00000 00100 00100 00110 01000 10001 10000	/IN<3:0> (M er to map int	ode 0) or El to the Access g table lists : Mode 2 00000 00100 00100 00110 01000 10000	ICODE<4: s Bank are		
bit 3-1,4-0	ICODE<2:0>: Ir When an interru indicates the so to EWIN<4:0> (I See Example 2) No interrupt CAN bus error i TXB2 interrupt TXB1 interrupt TXB1 interrupt RXB1 interrupt RXB0 interrupt Wake-up interrupt	upt occurs, a urce of the in Mode 1 and 2 7-2 for a code nterrupt	prioritized code terrupt. By copyi), it is possible to e example. To sin Mode 0 00000 00010 00100 00110 01000 01010	ng ICOD select the	E<3:1> to W e correct buff description, Mode 1 00000 00100 00100 00110 01000 10001 10000 01110	/IN<3:0> (M er to map int	ode 0) or El to the Access g table lists a Mode 2 00000 0010 00100 00110 01000 10000 01110	ICODE<4: s Bank are		
bit 3-1,4-0	ICODE<2:0>: Ir When an interru indicates the so to EWIN<4:0> (I See Example 2: No interrupt CAN bus error i TXB2 interrupt TXB1 interrupt TXB0 interrupt RXB1 interrupt RXB0 interrupt Wake-up interrupt RXB0 interrupt	upt occurs, a urce of the in Mode 1 and 2 7-2 for a code nterrupt	prioritized code iterrupt. By copyi), it is possible to e example. To sin Mode 0 00000 0010 00100 00110 01000 01010 01010 01000	ng ICOD select the	E<3:1> to W e correct buff description, Mode 1 00000 00100 00100 00110 01000 10001 10000 01110 10000	/IN<3:0> (M er to map int	ode 0) or El to the Access g table lists a 00000 00010 00100 00110 01000 10000 01110 10000	ICODE<4: s Bank are		
bit 3-1,4-0	ICODE<2:0>: Ir When an interru indicates the so to EWIN<4:0> (I See Example 2: No interrupt CAN bus error i TXB2 interrupt TXB1 interrupt TXB0 interrupt RXB1 interrupt RXB0 interrupt Wake-up interrupt RXB1 interrupt RXB1 interrupt	upt occurs, a urce of the in Mode 1 and 2 7-2 for a code nterrupt	prioritized code iterrupt. By copyi), it is possible to e example. To sin Mode 0 00000 0010 00100 00110 01000 01010 01010 01000	ng ICOD select the	E<3:1> to W e correct buff description, Mode 1 00000 00100 00100 00110 01000 10001 10000 01110	/IN<3:0> (M er to map int	ode 0) or El to the Access g table lists : Mode 2 00000 0010 00100 00110 01000 10000 01110 10000 10000	ICODE<4: s Bank are		
bit 3-1,4-0	ICODE<2:0>: Ir When an interru indicates the so to EWIN<4:0> (I See Example 2) No interrupt CAN bus error i TXB2 interrupt TXB1 interrupt RXB1 interrupt RXB0 interrupt Wake-up interrupt RXB0 interrupt RXB1 interrupt RXB0 interrupt RXB1 interrupt RXB1 interrupt RXB1 interrupt RXB1 interrupt RXB1 interrupt RXB1 interrupt	upt occurs, a urce of the in Mode 1 and 2 7-2 for a code nterrupt upt	prioritized code iterrupt. By copyi), it is possible to e example. To sin Mode 0 00000 0010 00100 00110 01000 01010 01010 01000	ng ICOD select the	E<3:1> to W e correct buff description, 00000 00100 00100 00110 01000 10001 10000 01110 10000 10001	/IN<3:0> (M er to map int	ode 0) or El to the Access g table lists a 00000 00010 00100 00110 01000 10000 01110 10000	ICODE<4: s Bank are		
bit 3-1,4-0	ICODE<2:0>: Ir When an interru indicates the so to EWIN<4:0> (I See Example 2: No interrupt CAN bus error i TXB2 interrupt TXB1 interrupt TXB0 interrupt RXB1 interrupt RXB0 interrupt Wake-up interrupt RXB1 interrupt RXB1 interrupt	upt occurs, a urce of the in Mode 1 and 2 7-2 for a code nterrupt upt upt	prioritized code iterrupt. By copyi), it is possible to e example. To sin Mode 0 00000 0010 00100 00110 01000 01010 01010 01000	ng ICOD select the	E<3:1> to W e correct buff description, 00000 00100 00100 00100 00110 10000 10001 10000 10001 10001 10001	/IN<3:0> (M er to map int	ode 0) or El to the Access g table lists a Mode 2 00000 00100 00100 00110 01000 10000 01110 10000 10000 10000	ICODE<4: s Bank are		
bit 3-1,4-0	ICODE<2:0>: Ir When an interru indicates the so to EWIN<4:0> (I See Example 2) No interrupt CAN bus error i TXB2 interrupt TXB1 interrupt TXB0 interrupt RXB0 interrupt RXB0 interrupt RXB0 interrupt RXB1 interrupt RXB1 interrupt RXB0 interrupt RXB1 interrupt RXB1 interrupt RXB1 interrupt RXB1 interrupt RXB1 interrupt RXB1 interrupt RXB1 interrupt RXB1 interrupt RXB1 interrupt	upt occurs, a urce of the in Mode 1 and 2 7-2 for a code nterrupt upt upt upt upt	prioritized code iterrupt. By copyi), it is possible to e example. To sin Mode 0 00000 0010 00100 00110 01000 01010 01010 01000	ng ICOD select the	E<3:1> to W e correct buff description, Mode 1 00000 00100 00100 00100 00110 10000 10001 10000 10001 10010 10010 10011	/IN<3:0> (M er to map int	ode 0) or El to the Access g table lists a 00000 0010 00100 00110 01000 10000 01110 10000 10000 10010 ⁽²⁾ 10011 ⁽²⁾ 10100 ⁽²⁾	ICODE<4: s Bank are		
bit 3-1,4-0	ICODE<2:0>: Ir When an interru indicates the so to EWIN<4:0> (I See Example 2) No interrupt CAN bus error i TXB2 interrupt TXB1 interrupt TXB0 interrupt RXB1 interrupt RXB0 interrupt RXB1 interrupt RXB1 interrupt RXB1 interrupt RXB1 interrupt RXTX B0 interr RX/TX B1 interr	upt occurs, a urce of the in Mode 1 and 2 7-2 for a code nterrupt upt upt upt upt upt	prioritized code iterrupt. By copyi), it is possible to e example. To sin Mode 0 00000 0010 00100 00110 01000 01010 01010 01000	ng ICOD select the	E<3:1> to W e correct buff description, 00000 0010 00100 00100 00110 01000 10001 10000 10001 10010 10011 10100	/IN<3:0> (M er to map int	ode 0) or El to the Access g table lists a 00000 0010 00100 00110 01000 10000 01110 10000 10000 10010 ⁽²⁾ 10011 ⁽²⁾ 10100 ⁽²⁾ 10101 ⁽²⁾	ICODE<4: s Bank are		
bit 3-1,4-0	ICODE<2:0>: Ir When an interru indicates the so to EWIN<4:0> (I See Example 2) No interrupt CAN bus error i TXB2 interrupt TXB1 interrupt TXB0 interrupt RXB1 interrupt RXB0 interrupt RXB0 interrupt RXB0 interrupt RXB1 interrupt RXB1 interrupt RXTX B0 interr RX/TX B1 interr RX/TX B1 interr RX/TX B1 interr	upt occurs, a urce of the in Mode 1 and 2 7-2 for a code nterrupt upt upt upt upt upt upt upt	prioritized code iterrupt. By copyi), it is possible to e example. To sin Mode 0 00000 0010 00100 00110 01000 01010 01010 01000	ng ICOD select the	E<3:1> to W e correct buff description, Mode 1 00000 00100 00100 00100 00110 10000 10001 10000 10001 10010 10011 10100 10101	/IN<3:0> (M er to map int	ode 0) or El to the Access g table lists a 00000 0010 00100 00110 01000 10000 01110 10000 10000 10010 ⁽²⁾ 10011 ⁽²⁾ 10100 ⁽²⁾	ICODE<4: s Bank are		
bit 3-1,4-0 bit 0	ICODE<2:0>: Ir When an interru indicates the so to EWIN<4:0> (I See Example 2) No interrupt CAN bus error i TXB2 interrupt TXB1 interrupt TXB0 interrupt RXB1 interrupt RXB0 interrupt RXB0 interrupt RXB0 interrupt RXB1 interrupt RXB1 interrupt RX/TX B0 interr RX/TX B1 interr RX/TX B1 interrupt RX/TX B1 interrupt RX/TX B1 interrupt RX/TX B1 interrupt RX/TX B1 interrupt RX/TX B1 interrupt	upt occurs, a urce of the in Mode 1 and 2 7-2 for a code nterrupt upt upt upt upt upt upt upt upt upt	prioritized code iterrupt. By copyi), it is possible to e example. To sin Mode 0 00000 00100 00100 01000 01010 01000 01010 01000 01010 01000 01010 01000 01010 01000 01010 01000 000000	ng ICOD select the	E<3:1> to W e correct buff description, Mode 1 00000 00100 00100 00100 00110 10000 10001 10000 10001 10010 10011 10100 10101 10110	/IN<3:0> (M er to map int	ode 0) or El to the Access g table lists a 00000 0010 00100 00110 01000 10000 01110 10000 10000 10010 ⁽²⁾ 10011 ⁽²⁾ 10100 ⁽²⁾ 10101 ⁽²⁾	ICODE<4: s Bank are		
	ICODE<2:0>: Ir When an interru indicates the so to EWIN<4:0> (I See Example 2: No interrupt CAN bus error i TXB2 interrupt TXB1 interrupt TXB0 interrupt RXB1 interrupt RXB0 interrupt Wake-up interrupt RXB0 interrupt RXB1 interrupt RXB1 interrupt RXB1 interrupt RXB1 interrupt RXB1 interrupt RXTX B1 interr RX/TX B1 interr RX/TX B1 interr RX/TX B1 interr RX/TX B1 interr RX/TX B3 interr RX/TX B5 interr Mode 0:	upt occurs, a urce of the in Mode 1 and 2 7-2 for a code nterrupt upt upt upt upt upt upt upt upt upt	prioritized code iterrupt. By copyi), it is possible to e example. To sin Mode 0 00000 00100 00100 01000 01010 01000 01010 01000 01010 01000 01010 01000 01010 01000 01010 01000 000000	ng ICOD select the	E<3:1> to W e correct buff description, Mode 1 00000 00100 00100 00110 00001 10000 10001 10000 10001 10010 10011 10100 10101 10110	/IN<3:0> (M er to map int	ode 0) or El to the Access g table lists a 00000 0010 00100 00110 01000 10000 01110 10000 10000 10010 ⁽²⁾ 10011 ⁽²⁾ 10100 ⁽²⁾ 10101 ⁽²⁾	ICODE<4: s Bank are		
bit 0	ICODE<2:0>: Ir When an interru indicates the so to EWIN<4:0> (I See Example 2) No interrupt CAN bus error i TXB2 interrupt TXB1 interrupt TXB0 interrupt RXB1 interrupt RXB0 interrupt RXB0 interrupt RXB0 interrupt RXB1 interrupt RXB1 interrupt RXTX B0 interr RX/TX B1 interr	upt occurs, a urce of the in Mode 1 and 2 7-2 for a code nterrupt upt upt upt upt upt upt upt upt upt	prioritized code terrupt. By copyi), it is possible to e example. To sin Mode 0 00000 00100 00100 01000 01000 01010 01000 01010 01000 01010 01000 000000	ng ICOD select the	E<3:1> to W e correct buff description, Mode 1 00000 00100 00100 00110 00001 10000 10001 10000 10001 10010 10011 10100 10101 10110	/IN<3:0> (M er to map int	ode 0) or El to the Access g table lists a 00000 0010 00100 00110 01000 10000 01110 10000 10000 10010 ⁽²⁾ 10011 ⁽²⁾ 10100 ⁽²⁾ 10101 ⁽²⁾	ICODE<4: s Bank are		

REGISTER 27-2: CANSTAT: CAN STATUS REGISTER

Note 1: To achieve maximum power saving and/or able to wake-up on CAN bus activity, switch the CAN module in Disable/Sleep mode before putting the device to Sleep.

2: If the buffer is configured as a receiver, the EICODE bits will contain '10000' upon interrupt.

EXAMPLE 27-1: CHANGING TO CONFIGURATION MODE

```
; Request Configuration mode.
                                        ; Set to Configuration Mode.
   MOVLW B'1000000'
   MOVWF CANCON
   ; A request to switch to Configuration mode may not be immediately honored.
   ; Module will wait for CAN bus to be idle before switching to Configuration Mode.
   ; Request for other modes such as Loopback, Disable etc. may be honored immediately.
   ; It is always good practice to wait and verify before continuing.
ConfigWait:
   MOVF CANSTAT, W
                                       ; Read current mode state.
   ANDLW B'1000000'
                                        ; Interested in OPMODE bits only.
   TSTFSZ WREG
                                        ; Is it Configuration mode yet?
   BRA ConfigWait
                                        ; No. Continue to wait...
   ; Module is in Configuration mode now.
   ; Modify configuration registers as required.
    ; Switch back to Normal mode to be able to communicate.
```

EXAMPLE 27-2: WIN AND ICODE BITS USAGE IN INTERRUPT SERVICE ROUTINE TO ACCESS TX/RX BUFFERS

	; Poll	application required context. interrupt flags and determine was found to be CAN interrupt	source of interrupt	
		-	iables defined in Access Bank low	
	MOVFF	CANCON, TempCANCON	; Save CANCON.WIN bits	
	MOVFF	CANCON, TEMPCANCON	; Save CANCON.WIN DIES ; This is required to prevent CANCON	
			; from corrupting CAN buffer access	
			; in-progress while this interrupt	
			; occurred	
	MOVFF	CANSTAT, TempCANSTAT	; Save CANSTAT register	
			; This is required to make sure that	
			; we use same CANSTAT value rather	
			; than one changed by another CAN	
			; interrupt.	
	MOVF	TempCANSTAT, W	; Retrieve ICODE bits	
		B'00001110'		
	ADDWF	PCL, F	; Perform computed GOTO	
			; to corresponding interrupt cause	
	BRA	NoInterrupt	; 000 = No interrupt	
	BRA	ErrorInterrupt	; 001 = Error interrupt	
	BRA	TXB2Interrupt	; 010 = TXB2 interrupt	
	BRA	TXB1Interrupt	; 011 = TXB1 interrupt	
	BRA	TXB0Interrupt	; 100 = TXB0 interrupt	
	BRA	RXB1Interrupt	; 101 = RXB1 interrupt	
	BRA	RXB0Interrupt	; 110 = RXB0 interrupt	
			; 111 = Wake-up on interrupt	
Wak	eupInte	rrupt		
	BCF	PIR3, WAKIF	; Clear the interrupt flag	
	;			
	; User	code to handle wake-up proced	ıre	
	;			
	;			
	; Cont:	inue checking for other interr	upt source or return from here	
Nol	interrup	t		
			; PC should never vector here. User may	
			; place a trap such as infinite loop or pin/port	
			; indication to catch this error.	
1				
EXAMPLE 27-2: WIN AND ICODE BITS USAGE IN INTERRUPT SERVICE ROUTINE TO ACCESS TX/RX BUFFERS (CONTINUED)

ErrorInter	rupt	
BCF	PIR3, ERRIF	; Clear the interrupt flag
		; Handle error.
RETFIE		
TXB2Interr	rupt	
BCF	PIR3, TXB2IF	; Clear the interrupt flag
GOTO	AccessBuffer	
TXBlInterr	rupt	
BCF	PIR3, TXB1IF	; Clear the interrupt flag
GOTO	AccessBuffer	
TXB0Interr	rupt	
BCF	PIR3, TXB0IF	; Clear the interrupt flag
GOTO	AccessBuffer	
RXB1Interr	rupt	
BCF	PIR3, RXB1IF	; Clear the interrupt flag
GOTO	Accessbuffer	
RXB0Interr	rupt	
BCF	PIR3, RXB0IF	; Clear the interrupt flag
GOTO	AccessBuffer	
AccessBuff	er	; This is either TX or RX interrupt
; Copy	CANSTAT.ICODE bits to CA	NCON.WIN bits
MOVF	TempCANCON, W	; Clear CANCON.WIN bits before copying
		; new ones.
ANDLW	B'11110001'	; Use previously saved CANCON value to
		; make sure same value.
MOVWF	TempCANCON	; Copy masked value back to TempCANCON
MOVF	TempCANSTAT, W	; Retrieve ICODE bits
ANDLW	B'00001110'	; Use previously saved CANSTAT value
		; to make sure same value.
IORWF	TempCANCON	; Copy ICODE bits to WIN bits.
MOVFF	TempCANCON, CANCON	; Copy the result to actual CANCON
; Acce	ss current buffer…	
; User	code	
; Rest	ore CANCON.WIN bits	
MOVF	CANCON, W	; Preserve current non WIN bits
ANDLW	B'11110001'	
IORWF	TempCANCON	; Restore original WIN bits
; Do n	ot need to restore CANSTA	T - it is read-only register.
; Retu	rn from interrupt or chec	k for another module interrupt source
1		

R/W-0	R/W-0	R/W-0	R/W-1	R/W-0	R/W-0	R/W-0	R/W-0					
MDSEL1 ⁽¹) MDSEL0 ⁽¹⁾	FIFOWM ⁽²⁾	EWIN4	EWIN3	EWIN2	EWIN1	EWIN0					
bit 7						·	bit					
Legend:												
R = Readab	le bit	W = Writable b	bit	U = Unimple	mented bit, read	d as '0'						
-n = Value a	It POR	'1' = Bit is set		'0' = Bit is cl	eared	x = Bit is unki	nown					
bit 7-6	MDSEL<1:0>	. Mode Select b	oits ⁽¹⁾									
	01 = Enhance	mode (Mode 0, ed Legacy mode ed FIFO mode (ed	e (Mode 1)									
bit 5	FIFOWM: FIF	O High Water	/lark bit ⁽²⁾									
	1 = Will cause	e FIFO interrupt e FIFO interrupt	when one re									
bit 4-0	EWIN<4:0>: Enhanced Window Address bits											
	These bits map the group of 16 banked CAN SFRs into Access Bank addresses, 0F60-0F6Dh. Th exact group of registers to map is determined by the binary value of these bits.											
	Mode 0: Unimplemen	ted: Read as '0	,									
	Mode 1, 2:											
	00000 = Acceptance Filters 0, 1, 2 and BRGCON2, 3											
	00001 = Acceptance Filters 3, 4, 5 and BRGCON1, CIOCON											
	00010 = Acceptance Filter Masks, Error and Interrupt Control 00011 = Transmit Buffer 0											
	00110 = Transmit Buffer 1											
	00101 = Transmit Buffer 2											
	00110 = Acceptance Filters 6, 7, 8											
	00111 = Acceptance Filters 9, 10, 11											
	01000 = Acceptance Filters 12, 13, 14											
	01001 = Acceptance Filter 15 01010-01110 = Reserved											
	01010-01110 = Reserved $01111 = RXINT0, RXINT1$											
	10000 = Receive Buffer 0											
	10000 = Rec	eive Buffer 0		10001 = Receive Buffer 1								
	10001 = Rec	eive Buffer 1										
	10001 = Rec 10010 = TX/F	eive Buffer 1 RX Buffer 0										
	10001 = Rec 10010 = TX/F 10011 = TX/F	eive Buffer 1 RX Buffer 0 RX Buffer 1										
	10001 = Rec 10010 = TX/F 10011 = TX/F 10100 = TX/F	eive Buffer 1 RX Buffer 0 RX Buffer 1 RX Buffer 2										
	10001 = Rec 10010 = TX/F 10011 = TX/F 10100 = TX/F 10101 = TX/F	eive Buffer 1 RX Buffer 0 RX Buffer 1 RX Buffer 2 RX Buffer 3										
	10001 = Rec 10010 = TX/F 10011 = TX/F 10100 = TX/F	eive Buffer 1 RX Buffer 0 RX Buffer 1 RX Buffer 2 RX Buffer 3 RX Buffer 4										

REGISTER 27-3: ECANCON: ENHANCED CAN CONTROL REGISTER

- **Note 1:** These bits can only be changed in Configuration mode. See Register 27-1 to change to Configuration mode.
 - 2: This bit is used in Mode 2 only.
 - 3: If FIFO is configured to contain four or less buffers, then the FIFO interrupt will trigger.

	1127-4.0								
Mode 0	R/C-0	R/C-0	R-0	R-0	R-0	R-0	R-0	R-0	
wode u	RXB00VFL	RXB10VFL	ТХВО	TXBP	RXBP	TXWARN	RXWARN	EWARN	
	R/C-0	R/C-0	R-0	R-0	R-0	R-0	R-0	R-0	
Mode 1		RXBnOVFL	TXB0	TXBP	RXBP	TXWARN	RXWARN	EWARN	
	R/C-0	R/C-0	R-0	R-0	R-0	R-0	R-0	R-0	
Mode 2	FIFOEMPTY	1	ТХВО	TXBP	RXBP	TXWARN	RXWARN	EWARN	
	bit 7	I						bit (
Legend:			C = Clearab	le bit					
R = Read	able bit		W = Writable		U = Unimpl	emented bit, r	ead as '0'		
-n = Value	at POR		'1' = Bit is se	et	'0' = Bit is c		x = Bit is unk	nown	
bit 7	Mode 0: RXB0OVFL:	Receive Buffe	r 0 Overflow	bit					
		Buffer 0 has ov Buffer 0 has no		l					
	-	nted: Read as '	0'						
	Mode 2: FIFOFMPTY	· FIFO Not Fm	ntv hit						
	FIFOEMPTY: FIFO Not Empty bit 1 = Receive FIFO is not empty 0 = Receive FIFO is empty								
bit 6	Mode 0: RXB10VFL: Receive Buffer 1 Overflow bit								
	1 = Receive Buffer 1 has overflowed 0 = Receive Buffer 1 has not overflowed								
	<u>Mode 1, 2:</u> RXBnOVFL: Receive Buffer n Overflow bit								
		Buffer n has ov Buffer n has no		I					
bit 5		smitter Bus-Off							
		error counter > error counter ≤							
bit 4		smitter Bus Pas							
		error counter > error counter ≤							
bit 3	RXBP: Rece	eiver Bus Passiv	/e bit						
		error counter > error counter \leq							
bit 2	1 = Transmit	ransmitter Warr error counter > error counter ≤	• 95						
bit 1	1 = 127 ≥ Re	Receiver Warnin Receive error cou	inter > 95						
bit 0	EWARN: Err	error counter ≤ or Warning bit lag of the RXW		WARN hits					
	1 = The RXV	VARN or the TX he RXWARN of	WARN bits	are set	et				

REGISTER 27-4: COMSTAT: COMMUNICATION STATUS REGISTER

27.2.2 DEDICATED CAN TRANSMIT BUFFER REGISTERS

This section describes the dedicated CAN Transmit Buffer registers and their associated control registers.

REGISTER 27-5: TXBnCON: TRANSMIT BUFFER n CONTROL REGISTERS $[0 \le n \le 2]$

Mode 0	U-0	R-0	R-0	R-0	R/W-0	U-0	R/W-0	R/W-0
	TXBIF	TXABT ⁽¹⁾	TXLARB ⁽¹⁾	TXERR ⁽¹⁾	TXREQ ⁽²⁾	—	TXPRI1 ⁽³⁾	TXPRI0 ⁽³⁾

Mode 1,2	R/C-0	R-0	R-0	R-0	R/W-0	U-0	R/W-0	R/W-0
	TXBIF	TXABT ⁽¹⁾	TXLARB ⁽¹⁾	TXERR ⁽¹⁾	TXREQ ⁽²⁾	_	TXPRI1 ⁽³⁾	TXPRI0 ⁽³⁾
	bit 7							bit 0

Legend:	C = Clearable bit		
R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7	TXBIF: Transmit Buffer Interrupt Flag bit
	1 = Transmit buffer has completed transmission of a message and may be reloaded
	0 = Transmit buffer has not completed transmission of a message
bit 6	TXABT: Transmission Aborted Status bit ⁽¹⁾
	1 = Message was aborted
	0 = Message was not aborted
bit 5	TXLARB: Transmission Lost Arbitration Status bit ⁽¹⁾
	1 = Message lost arbitration while being sent
	0 = Message did not lose arbitration while being sent
bit 4	TXERR: Transmission Error Detected Status bit ⁽¹⁾
	1 = A bus error occurred while the message was being sent
	0 = A bus error did not occur while the message was being sent
bit 3	TXREQ: Transmit Request Status bit ⁽²⁾
	1 = Requests sending a message; clears the TXABT, TXLARB and TXERR bits
	0 = Automatically cleared when the message is successfully sent
bit 2	Unimplemented: Read as '0'
bit 1-0	TXPRI<1:0>: Transmit Priority bits ⁽³⁾
	11 = Priority Level 3 (highest priority)
	10 = Priority Level 2
	01 = Priority Level 1
	00 = Priority Level 0 (lowest priority)
Note 1:	This bit is automatically cleared when TXREQ is set.
2:	While TXREQ is set, Transmit Buffer registers remain read-only. Clearing this bit in software while the bit

- set will request a message abort.
- **3:** These bits define the order in which transmit buffers will be transferred. They do not alter the CAN message identifier.

is

REGISTER 27-6: TXBnSIDH: TRANSMIT BUFFER 'n' STANDARD IDENTIFIER REGISTERS, HIGH BYTE $[0 \le n \le 2]$

			1				
R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
SID10	SID9	SID8	SID7	SID6	SID5	SID4	SID3
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	t, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-0 **SID<10:3>:** Standard Identifier bits (if EXIDE (TXBnSIDL<3>) = 0) Extended Identifier bits, EID<28:21> (if EXIDE = 1).

REGISTER 27-7: TXBnSIDL: TRANSMIT BUFFER 'n' STANDARD IDENTIFIER REGISTERS, LOW BYTE $[0 \le n \le 2]$

R/W-x	R/W-x	R/W-x	U-0	R/W-x	U-0	R/W-x	R/W-x
SID2	SID1	SID0	—	EXIDE	—	EID17	EID16
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

5 SID<2:0>: Standard Identifier bits (if EXIDE (TXBnSIDL<3>) = 0)	
Extended Identifier bits, EID<20:18> (if EXIDE = 1).	
Unimplemented: Read as '0'	
EXIDE: Extended Identifier Enable bit	
1 = Message will transmit extended ID, SID<10:0> become EID<28:18> 0 = Message will transmit standard ID, EID<17:0> are ignored	
•	
	Extended Identifier bits, EID<20:18> (if EXIDE = 1). Unimplemented: Read as '0' EXIDE: Extended Identifier Enable bit

REGISTER 27-8: TXBnEIDH: TRANSMIT BUFFER 'n' EXTENDED IDENTIFIER REGISTERS, HIGH BYTE [0 \leq n \leq 2]

R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
EID15	EID14	EID13	EID12	EID11	EID10	EID9	EID8
bit 7							bit 0

Legend:					
R = Readable bit	W = Writable bit	U = Unimplemented bit	U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

bit 7-0 EID<15:8>: Extended Identifier bits (not used when transmitting standard identifier message)

REGISTER 27-9: TXBnEIDL: TRANSMIT BUFFER 'n' EXTENDED IDENTIFIER REGISTERS, I OW BYTE $[0 \le n \le 2]$

			≤ ∠]				
R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
EID7	EID6	EID5	EID4	EID3	EID2	EID1	EID0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-0 EID<7:0>: Extended Identifier bits (not used when transmitting standard identifier message)

REGISTER 27-10: TXBnDm: TRANSMIT BUFFER 'n' DATA FIELD BYTE 'm' REGISTERS $[0 \le n \le 2, 0 \le m \le 7]$

R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
TXBnDm7	TXBnDm6	TXBnDm5	TXBnDm4	TXBnDm3	TXBnDm2	TXBnDm1	TXBnDm0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, rea	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-0 TXBnDm<7:0>: Transmit Buffer n Data Field Byte m bits (where 0 ≤ n < 3 and 0 ≤ m < 8)</th> Each transmit buffer has an array of registers. For example, Transmit Buffer 0 has 7 registers: TXB0D0 to TXB0D7.

$\label{eq:register} \textbf{REGISTER 27-11:} \quad \textbf{TXBnDLC: TRANSMIT BUFFER 'n' DATA LENGTH CODE REGISTERS [0 \leq n \leq 2]}$

U-0	R/W-x	U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x
—	TXRTR	—	—	DLC3	DLC2	DLC1	DLC0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7	Unimplemented: Read as '0'
bit 6	TXRTR: Transmit Remote Frame Transmission Request bit 1 = Transmitted message will have the TXRTR bit set 0 = Transmitted message will have the TXRTR bit cleared
bit 5-4	Unimplemented: Read as '0'
bit 3-0	DLC<3:0>: Data Length Code bits
	1111 = Reserved
	1110 = Reserved
	1101 = Reserved
	1100 = Reserved
	1011 = Reserved
	1010 = Reserved
	1001 = Reserved
	1000 = Data length = 8 bytes
	0111 = Data length = 7 bytes
	0110 = Data length = 6 bytes
	0101 = Data length = 5 bytes
	0100 = Data length = 4 bytes
	0011 = Data length = 3 bytes
	0010 = Data length = 2 bytes
	0001 = Data length = 1 bytes
	0000 = Data length = 0 bytes

REGISTER 27-12: TXERRCNT: TRANSMIT ERROR COUNT REGISTER

R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
TEC7	TEC6	TEC5	TEC4	TEC3	TEC2	TEC1	TEC0
bit 7							bit 0

R = Readable bit W =			
	Writable bit	U = Unimplemented bit, read	as '0'
-n = Value at POR '1' =	Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-0

TEC<7:0>: Transmit Error Counter bits

This register contains a value which is derived from the rate at which errors occur. When the error count overflows, the bus-off state occurs. When the bus has 128 occurrences of 11 consecutive recessive bits, the counter value is cleared.

EXAMPLE 27-3: TRANSMITTING A CAN MESSAGE USING BANKED METHOD

```
; Need to transmit Standard Identifier message 123h using TXBO buffer.
; To successfully transmit, CAN module must be either in Normal or Loopback mode.
; TXBO buffer is not in access bank. And since we want banked method, we need to make sure
; that correct bank is selected.
BANKSEL TXB0CON
                                 ; One BANKSEL in beginning will make sure that we are
                                 ; in correct bank for rest of the buffer access.
; Now load transmit data into TXB0 buffer.
MOVLW MY_DATA_BYTE1
                                 ; Load first data byte into buffer
MOVWF TXB0D0
                                 ; Compiler will automatically set "BANKED" bit
; Load rest of data bytes - up to 8 bytes into TXBO buffer.
. . .
; Load message identifier
MOVLW 60H
                                 ; Load SID2:SID0, EXIDE = 0
MOVWF TXB0SIDL
MOVLW 24H
                                 ; Load SID10:SID3
MOVWF TXB0SIDH
; No need to load TXB0EIDL:TXB0EIDH, as we are transmitting Standard Identifier Message only.
; Now that all data bytes are loaded, mark it for transmission.
MOVLW B'00001000'
                                 ; Normal priority; Request transmission
MOVWF TXB0CON
; If required, wait for message to get transmitted
BTFSC TXB0CON, TXREQ
                                 ; Is it transmitted?
BRA
       $-2
                                 ; No. Continue to wait...
; Message is transmitted.
```

EXAMPLE 27-4: TRANSMITTING A CAN MESSAGE USING WIN BITS

```
; Need to transmit Standard Identifier message 123h using TXB0 buffer.
; To successfully transmit, CAN module must be either in Normal or Loopback mode.
; TXBO buffer is not in access bank. Use WIN bits to map it to RXBO area.
     CANCON, W
                                     ; WIN bits are in lower 4 bits only. Read CANCON
MOVE
                                     ; register to preserve all other bits. If operation
                                     ; mode is already known, there is no need to preserve
                                     ; other bits.
ANDLW B'11110000'
                                     ; Clear WIN bits.
IORLW B'00001000'
                                    ; Select Transmit Buffer 0
MOVWF CANCON
                                     ; Apply the changes.
; Now TXB0 is mapped in place of RXB0. All future access to RXB0 registers will actually
; yield TXB0 register values.
; Load transmit data into TXB0 buffer.
MOVLW MY_DATA_BYTE1
                                    ; Load first data byte into buffer
MOVWF RXB0D0
                                    ; Access TXB0D0 via RXB0D0 address.
; Load rest of the data bytes - up to 8 bytes into "TXBO" buffer using RXBO registers.
. . .
; Load message identifier
                                     ; Load SID2:SID0, EXIDE = 0
MOVLW 60H
MOVWF
      RXB0SIDL
MOVLW 24H
                                     ; Load SID10:SID3
MOVWF RXB0SIDH
; No need to load RXB0EIDL:RXB0EIDH, as we are transmitting Standard Identifier Message only.
; Now that all data bytes are loaded, mark it for transmission.
MOVLW B'00001000'
                                     ; Normal priority; Request transmission
MOVWF RXB0CON
; If required, wait for message to get transmitted
BTFSC RXB0CON, TXREQ
                                    ; Is it transmitted?
BRA
       $-2
                                     ; No. Continue to wait ...
; Message is transmitted.
; If required, reset the WIN bits to default state.
```

27.2.3 DEDICATED CAN RECEIVE BUFFER REGISTERS

This section shows the dedicated CAN Receive Buffer registers with their associated control registers.

REGISTER 27-13: RXB0CON: RECEIVE BUFFER 0 CONTROL REGISTER

Mode 0	R/C-0	R/W-0	R/W-0	U-0	R-0	R/W-0	R-0	R-0					
	RXFUL ⁽¹⁾	RXM1	RXM0		RXRTRRO	RXB0DBEN	JTOFF ⁽²⁾	FILHIT0					
	D /0.0	D 444 0											
Mode 1,2	R/C-0	R/W-0	R-0	R-0	R-0	R-0	R-0	R-0					
	RXFUL ⁽¹⁾	RXM1	RTRRO	FILHITF4	FILHIT3	FILHIT2	FILHIT1	FILHITO					
	bit 7							bit 0					
Legend:			C = Clearab	le bit									
R = Read	able bit		W = Writable	e bit	U = Unimple	emented bit, re	ad as '0'						
-n = Value	e at POR		'1' = Bit is se	et	'0' = Bit is c	leared	x = Bit is un	known					
			(1)										
bit 7	RXFUL: Rec												
			is a received r i to receive a r	•	e								
bit 6,6-5	Mode 0:			iew messag	0								
511 0,0 0		Receive Buffe	r Mode bit 1 (combines wi	th RXM0 to f	orm RXM<1:0	> bits, see bi	t 5)					
	11 = Receive	all message	s (including th	ose with err	ors); filter crit	eria is ignored							
		•	•			EN in RXFnSI							
		01 = Receive only valid messages with standard identifier; EXIDEN in RXFnSIDL must be '0'											
	00 = Receive all valid messages as per the EXIDEN bit in the RXFnSIDL registerMode 1, 2:												
	RXM1 : Receive Buffer Mode bit 1												
	1 = Receive a	all messages	(including tho	se with erro	rs); acceptan	ce filters are ig	Inored						
	0 = Receive all valid messages as per acceptance filters												
bit 5	Mode 0:		de hit O (eersk		VN11 to formal		and hit ()						
		ive Burier ivio	de bit 0 (com	Dines with R.		RXM<1:0>bits	, see bit 6)						
	<u>Mode 1, 2:</u> RTRRO: Ren	note Transmi	ssion Request	t bit for Rece	eived Messac	e (read-only)							
			request is rec			, (,) ,							
			n request is no										
bit 4	Mode 0:												
	Unimplemen	ted: Read as	s'0'										
	<u>Mode 1, 2:</u> FILHIT<4:0>:	• Filtor Hit bit	А										
			er bits to form	filter accept	ance bits<4:0)>.							
bit 3	Mode 0:												
	RXRTRRO: F	RXRTRRO: Remote Transmission Request bit for Received Message (read-only)											
		1 = A remote transmission request is received											
		0 = A remote transmission request is not received											
	<u>Mode 1, 2:</u> FILHIT<4:0>:	• Filter Hit hit	3										
			er bits to form	filter accept	ance bits<4:0)>.							
Note 1:	This bit is set						d by coffwor	a aftar tha					
NOLE I.	buffer is read.												
	full. After clear	ring the RXFI	JL flag, the PI										
	is not cleared,		-										
2:	This bit allows	the same filt	er iump table :	for hoth RXF	30CON and F	XB1CON							

2: This bit allows the same filter jump table for both RXB0CON and RXB1CON.

REGISTER 27-13: RXB0CON: RECEIVE BUFFER 0 CONTROL REGISTER (CONTINUED)

bit 2	Mode 0: RB0DBEN: Receive Buffer 0 Double-Buffer Enable bit
	1 = Receive Buffer 0 overflow will write to Receive Buffer 1 0 = No Receive Buffer 0 overflow to Receive Buffer 1
	Mode 1, 2: FILHIT<4:0>: Filter Hit bit 2
	This bit combines with other bits to form filter acceptance bits<4:0>.
bit 1	Mode 0:
	JTOFF: Jump Table Offset bit (read-only copy of RXB0DBEN) ⁽²⁾
	1 = Allows jump table offset between 6 and 7
	0 = Allows jump table offset between 1 and 0
	<u>Mode 1, 2:</u>
	FILHIT<4:0>: Filter Hit bit 1
	This bit combines with other bits to form filter acceptance bits<4:0>.
bit 0	Mode 0:
	FILHITO: Filter Hit bit 0
	This bit indicates which acceptance filter enabled the message reception into Receive Buffer 0.
	1 = Acceptance Filter 1 (RXF1)
	0 = Acceptance Filter 0 (RXF0)
	<u>Mode 1, 2:</u> FILHIT<4:0>: Filter Hit bit 0
	This bit, in combination with FILHIT<4:1>, indicates which acceptance filter enabled the message reception
	into this receive buffer.
	01111 = Acceptance Filter 15 (RXF15)
	01110 = Acceptance Filter 14 (RXF14)
	 00000 = Acceptance Filter 0 (RXF0)

- **Note 1:** This bit is set by the CAN module upon receiving a message and must be cleared by software after the buffer is read. As long as RXFUL is set, no new message will be loaded and the buffer will be considered full. After clearing the RXFUL flag, the PIR5 bit, RXB0IF, can be cleared. If RXB0IF is cleared, but RXFUL is not cleared, then RXB0IF is set again.
 - 2: This bit allows the same filter jump table for both RXB0CON and RXB1CON.

Mode 0	R/C-0	R/W-0	R/W-0	U-0	R-0	R/W-0	R-0	R-0				
Mode 0	RXFUL ⁽¹⁾	RXM1	RXM0		RXRTRRO	FILHIT2	FILHIT1	FILHIT0				
Mode 1,2	R/C-0	R/W-0	R-0	R-0	R-0	R-0	R-0	R-0				
	RXFUL ⁽¹⁾	RXM1	RTRRO	FILHIT4	FILHIT3	FILHIT2	FILHIT1	FILHIT0				
	bit 7							bit (
Legend:			C = Clearabl	e bit								
R = Reada	able bit		W = Writable	e bit	U = Unimple	mented bit, r	ead as '0'					
-n = Value	at POR		'1' = Bit is se	t	'0' = Bit is cle	eared	x = Bit is un	known				
L:1 7	RXFUL: Rece		···· (1)									
bit 7												
			is a received n to receive a r		е							
bit 6-5, 6	Mode 0:											
			er Mode bit 1 (t 5)				
			s (including th					1'				
	 10 = Receive only valid messages with extended identifier; EXIDEN in RXFnSIDL must be '1' 01 = Receive only valid messages with standard identifier, EXIDEN in RXFnSIDL must be '0' 											
	00 = Receive all valid messages as per EXIDEN bit in RXFnSIDL register											
	Mode 1. 2:											
	RXM1: Receive Buffer Mode bit 1 = Receive all messages (including those with errors); acceptance filters are ignored											
			ages as per a			e mers are i	gnorea					
bit 5	Mode 0:											
	RXM<1:0>: Receive Buffer Mode bit 0 (combines with RXM1 to form RXM<1:0> bits, see bit 6)											
	Mode 1, 2:											
		RTRRO: Remote Transmission Request bit for Received Message (read-only) 1 = A remote transmission request is received										
			request is no									
bit 4	Mode 0:											
	FILHIT24: Fil	ter Hit bit 4										
	<u>Mode 1, 2:</u> FILHIT<4:0>: Filter Hit bit 4											
	This bit combines with other bits to form the filter acceptance bits<4:0>.											
bit 3	<u>Mode 0:</u>											
	RXRTRRO: Remote Transmission Request bit for Received Message (read-only)											
			n request is rec n request is no									
	Mode 1, 2:		- 1									
	FILHIT<4:0>:		-									
	This bit comb	ines with oth	er bits to form	the filter acc	ceptance bits<	:4:0>.						
Note 1:	This bit is set b is read. As long											

REGISTER 27-14: RXB1CON: RECEIVE BUFFER 1 CONTROL REGISTER

REGISTER 27-14: RXB1CON: RECEIVE BUFFER 1 CONTROL REGISTER (CONTINUED)

bit 2-0 <u>Mode 0:</u>

FILHIT<2:0>: Filter Hit bits

These bits indicate which acceptance filter enabled the last message reception into Receive Buffer 1.

- 111 = Reserved
- 110 = Reserved
- 101 = Acceptance Filter 5 (RXF5)
- 100 = Acceptance Filter 4 (RXF4)
- 011 = Acceptance Filter 3 (RXF3)
- 010 = Acceptance Filter 2 (RXF2)
- 001 = Acceptance Filter 1 (RXF1), only possible when RXB0DBEN bit is set

000 = Acceptance Filter 0 (RXF0), only possible when RXB0DBEN bit is set

Mode 1, 2:

FILHIT<4:0>: Filter Hit bits<2:0> These bits, in combination with FILHIT<4:3>, indicate which acceptance filter enabled the message reception into this receive buffer.

01111 = Acceptance Filter 15 (RXF15) 01110 = Acceptance Filter 14 (RXF14)

00000 = Acceptance Filter 0 (RXF0)

Note 1: This bit is set by the CAN module upon receiving a message and must be cleared by software after the buffer is read. As long as RXFUL is set, no new message will be loaded and the buffer will be considered full.

REGISTER 27-15: RXBnSIDH: RECEIVE BUFFER 'n' STANDARD IDENTIFIER REGISTERS, HIGH BYTE [0 \leq n \leq 1]

R-x	R-x	R-x	R-x	R-x	R-x	R-x	R-x
SID10	SID9	SID8	SID7	SID6	SID5	SID4	SID3
bit 7							bit 0

Legend:			
R = Readable bit	, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-0 **SID<10:3>:** Standard Identifier bits (if EXID (RXBnSIDL<3>) = 0) Extended Identifier bits, EID<28:21> (if EXID = 1).

REGISTER 27-16: RXBnSIDL: RECEIVE BUFFER 'n' STANDARD IDENTIFIER REGISTERS, LOW BYTE [0 \leq n \leq 1]

R-x	R-x	R-x	R-x	R-x	U-0	R-x	R-x
SID2	SID1	SID0	SRR	EXID	—	EID17	EID16
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown
bit 7-5 SID-2:0	Standard Identifier hits (if		

bit 7-5	SID <2:0>: Standard Identifier bits (if $EXID = 0$)
	Extended Identifier bits, EID<20:18> (if EXID = 1).
bit 4	SRR: Substitute Remote Request bit
bit 3	EXID: Extended Identifier bit
	1 = Received message is an extended data frame, SID<10:0> are EID<28:18>0 = Received message is a standard data frame
bit 2	Unimplemented: Read as '0'
bit 1-0	EID<17:16>: Extended Identifier bits

REGISTER 27-17: RXBnEIDH: RECEIVE BUFFER 'n' EXTENDED IDENTIFIER REGISTERS, HIGH BYTE [0 \leq n \leq 1]

R-x	R-x	R-x	R-x	R-x	R-x	R-x	R-x
EID15	EID14	EID13	EID12	EID11	EID10	EID9	EID8
bit 7							bit 0

Legend:				
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 7-0 EID<15:8>: Extended Identifier bits

REGISTER 27-18: RXBnEIDL: RECEIVE BUFFER 'n' EXTENDED IDENTIFIER REGISTERS, LOW BYTE [0 \leq n \leq 1]

R-x	R-x	R-x	R-x	R-x	R-x	R-x	R-x
EID7	EID6	EID5	EID4	EID3	EID2	EID1	EID0
bit 7							bit 0

Legend:			
R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-0 EID<7:0>: Extended Identifier bits

REGISTER 27-19: RXBnDLC: RECEIVE BUFFER 'n' DATA LENGTH CODE REGISTERS [0 \leq n \leq 1]

U-0	R-x	R-x	R-x	R-x	R-x	R-x	R-x
—	RXRTR	RB1	R0	DLC3	DLC2	DLC1	DLC0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit

Unimplemented: Read as '0'
RXRTR: Receiver Remote Transmission Request
1 = Remote transfer request
0 = No remote transfer request
RB1: Reserved bit 1
Reserved by CAN Spec and read as '0'.
RB0: Reserved bit 0
Reserved by CAN Spec and read as '0'.
DLC<3:0>: Data Length Code bits
1111 = Invalid
1110 = Invalid
1101 = Invalid
1100 = Invalid
1011 = Invalid
1010 = Invalid
1001 = Invalid
1000 = Data length = 8 bytes
0111 = Data length = 7 bytes
0110 = Data length = 6 bytes
0101 = Data length = 5 bytes
0100 = Data length = 4 bytes
0011 = Data length = 3 bytes
0010 = Data length = 2 bytes
0001 = Data length = 1 byte
0000 = Data length = 0 bytes

REGISTER 27-20: RXBnDm: RECEIVE BUFFER 'n' DATA FIELD BYTE 'm' REGISTERS $[0 \le n \le 1, \, 0 \le m \le 7]$

R-x	R-x	R-x	R-x	R-x	R-x	R-x	R-x
RXBnDm7	RXBnDm6	RXBnDm5	RXBnDm4	RXBnDm3	RXBnDm2	RXBnDm1	RXBnDm0
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit			U = Unimplemented bit, read as '0'				
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unkno		nown	

bit 7-0 RXBnDm<7:0>: Receive Buffer n Data Field Byte m bits (where 0 ≤ n < 1 and 0 < m < 7)</td> Each receive buffer has an array of registers. For example, Receive Buffer 0 has 8 registers: RXB0D0 to RXB0D7.

REGISTER 27-21: RXERRCNT: RECEIVE ERROR COUNT REGISTER

Logondi							
bit 7							bit 0
REC7	REC6	REC5	REC4	REC3	REC2	REC1	REC0
R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-0 REC<7:0>: Receive Error Counter bits

This register contains the receive error value as defined by the CAN specifications. When RXERRCNT > 127, the module will go into an error-passive state. RXERRCNT does not have the ability to put the module in "bus-off" state.

EXAMPLE 27-5: READING A CAN MESSAGE

```
; Need to read a pending message from RXBO buffer.
; To receive any message, filter, mask and RXM1:RXM0 bits in RXB0CON registers must be
; programmed correctly.
; Make sure that there is a message pending in RXB0.
                                   ; Does RXB0 contain a message?
BTFSS RXBOCON, RXFUL
BRA
      NoMessage
                                    ; No. Handle this situation...
; We have verified that a message is pending in RXBO buffer.
; If this buffer can receive both Standard or Extended Identifier messages,
; identify type of message received.
BTFSS RXB0SIDL, EXID
                                     ; Is this Extended Identifier?
BRA
       StandardMessage
                                     ; No. This is Standard Identifier message.
                                     ; Yes. This is Extended Identifier message.
; Read all 29-bits of Extended Identifier message.
; Now read all data bytes
MOVFF RXB0DO, MY_DATA_BYTE1
; Once entire message is read, mark the RXBO that it is read and no longer FULL.
      RXB0CON, RXFUL
                                    ; This will allow CAN Module to load new messages
BCF
                                     ; into this buffer.
. . .
```

27.2.3.1 Programmable TX/RX and Auto-RTR Buffers

The ECAN module contains 6 message buffers that can be programmed as transmit or receive buffers. Any of these buffers can also be programmed to automatically handle RTR messages.

Note: These registers are not used in Mode 0.

REGISTER 27-22: BnCON: TX/RX BUFFER 'n' CONTROL REGISTERS IN RECEIVE MODE $[0 \le n \le 5, TXnEN (BSEL0<n>) = 0]^{(1)}$

R/W-0	R/W-0	R-0	R-0	R-0	R-0	R-0	R-0
RXFUL ⁽²⁾	RXM1	RXRTRRO	FILHIT4	FILHIT3	FILHIT2	FILHIT1	FILHIT0
bit 7							bit 0

Legend:				
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 7	RXFUL: Receive Full Status bit ⁽²⁾
	1 = Receive buffer contains a received message
	0 = Receive buffer is open to receive a new message
bit 6	RXM1: Receive Buffer Mode bit
	 1 = Receive all messages including partial and invalid (acceptance filters are ignored) 0 = Receive all valid messages as per acceptance filters
bit 5	RXRTRRO: Read-Only Remote Transmission Request for Received Message bit
	1 = Received message is a remote transmission request
	0 = Received message is not a remote transmission request
bit 4-0	FILHIT<4:0>: Filter Hit bits
	These bits indicate which acceptance filter enabled the last message reception into this buffer.
	01111 = Acceptance Filter 15 (RXF15)
	01110 = Acceptance Filter 14 (RXF14)
	 00001 = Acceptance Filter 1 (RXF1)
	00000 = Acceptance Filter 0 (RXF0)

- Note 1: These registers are available in Mode 1 and 2 only.
 - 2: This bit is set by the CAN module upon receiving a message and must be cleared by software after the buffer is read. As long as RXFUL is set, no new message will be loaded and the buffer will be considered full.

REGISTER 27-23: BnCON: TX/RX BUFFER 'n' CONTROL REGISTERS IN TRANSMIT MODE $[0 \le n \le 5, TXnEN (BSEL0<n>) = 1]^{(1)}$

R/W-0		R-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0
TXBIF ⁽	³⁾ TXABT ⁽³⁾	TXLARB ⁽³⁾	TXERR ⁽³⁾	TXREQ ^(2,4)	RTREN	TXPRI1 ⁽⁵⁾	TXPRI0 ⁽⁵⁾
bit 7							bit (
Legend:							
R = Read	able bit	W = Writable	bit	U = Unimplen	nented bit, read	d as '0'	
-n = Value	e at POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 7	TXBIF: Trans	smit Buffer Inter	rupt Flag bit ⁽³)			
	1 = A messag	ge was success age was transm	fully transmitt				
bit 6	1 = Message	smission Abort was aborted was not aborte)			
bit 5	1 = Message	ansmission Los lost arbitration did not lose ar	while being s	ent			
bit 4	TXERR: Tran 1 = A bus err	nsmission Error or occurred wh or did not occu	Detected Stat	tus bit ⁽³⁾ ge was being s			
bit 3	TXREQ: Trar 1 = Requests	nsmit Request S sending a mes cally cleared wh	Status bit ^(2,4) ssage; clears t	the TXABT, TX	LARB and TXE	ERR bits	
bit 2	1 = When a r	omatic Remote emote transmis emote transmis	sion request i	s received, TX	REQ will be au		
bit 1-0	TXPRI<1:0>: 11 = Priority 10 = Priority 01 = Priority	Transmit Prior Level 3 (highes Level 2	ity bits ⁽⁵⁾ t priority)				
Note 1: 2: 3:	These registers ar Clearing this bit in This bit is automat	software while	the bit is set v	will request a m	iessage abort.		

- 4: While TXREQ is set or a transmission is in progress, Transmit Buffer registers remain read-only.
- **5:** These bits set the order in which the Transmit Buffer register will be transferred. They do not alter the CAN message identifier.

REGISTER 27-24: BnSIDH: TX/RX BUFFER 'n' STANDARD IDENTIFIER REGISTERS, HIGH BYTE IN RECEIVE MODE $[0 \le n \le 5, TXnEN (BSEL0<n>) = 0]^{(1)}$

R-x	R-x	R-x	R-x	R-x	R-x	R-x	R-x	
SID10	SID9	SID8	SID7	SID6	SID5	SID4	SID3	
bit 7	•			·	•	•	bit 0	
Legend:								
R = Readable bit W = Writable bit			bit	U = Unimplemented bit, read as '0'				
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unkno		nown		

bit 7-0 **SID<10:3>:** Standard Identifier bits (if EXIDE (BnSIDL<3>) = 0) Extended Identifier bits, EID<28:21> (if EXIDE = 1).

Note 1: These registers are available in Mode 1 and 2 only.

R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
SID10	SID9	SID8	SID7	SID6	SID5	SID4	SID3
bit 7	•			•			bit 0

Legend:					
R = Readable bit	W = Writable bit	U = Unimplemented bit,	U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

bit 7-0 **SID<10:3>:** Standard Identifier bits (if EXIDE (BnSIDL<3>) = 0) Extended Identifier bits, EID<28:21> (if EXIDE = 1).

$\label{eq:register27-26:BnSIDL: TX/RX BUFFER `n' STANDARD IDENTIFIER REGISTERS, \\ LOW BYTE IN RECEIVE MODE [0 \le n \le 5, TXnEN (BSEL0<n>) = 0]^{(1)}$

R-x	R-x	R-x	R-x	R-x	U-0	R-x	R-x			
SID2	SID1	SID0	SRR	EXIDE	—	EID17	EID16			
bit 7 bit 0										
Legend:										
R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'										
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown			
bit 7-5 SID<2:0>: Standard Identifier bits (if EXID = 0) Extended Identifier bits, EID<20:18> (if EXID = 1). bit 4 SRR: Substitute Remote Transmission Request bit This bit is always '1' when EXID = 1 or equal to the value of RXRTRRO (BnCON<5>) when EXID = 0.										
bit 3 EXIDE: Extended Identifier Enable bit 1 = Received message is an extended identifier frame (SID<10:0> are EID<28:18>) 0 = Received message is a standard identifier frame										
bit 2	Unimplemented: Read as '0'									
bit 1-0	EID<17:16>:	Extended Iden	tifier bits							
Note 1: These registers are available in Mode 1 and 2 only.										

R/W-x	R/W-x	R/W-x	U-0	R/W-x	U-0	R/W-x	R/W-x
SID2	SID1	SID0	—	EXIDE		EID17	EID16
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-5	SID<2:0>: Standard Identifier bits (if EXIDE (TXBnSIDL<3>) = 0)
	Extended Identifier bits, EID<20:18> (if EXIDE = 1).
bit 4	Unimplemented: Read as '0'
bit 3	EXIDE: Extended Identifier Enable bit
	 1 = Message will transmit extended ID, SID<10:0> bits become EID<28:18> 0 = Received will transmit standard ID, EID<17:0> are ignored
bit 2	Unimplemented: Read as '0'
bit 1-0	EID<17:16>: Extended Identifier bits

REGISTER 27-28: BnEIDH: TX/RX BUFFER 'n' EXTENDED IDENTIFIER REGISTERS, HIGH BYTE IN RECEIVE MODE $[0 \le n \le 5, TXnEN (BSEL0<n>) = 0]^{(1)}$

EID15 EID14 EID13 EID12 EID11 EID10 EID9 EID8 bit 7 bit 7	R-x R-x							
bit 7 bi	EID15	EID14	EID13	EID12	EID11	EID10	EID9	EID8
	bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-0 EID<15:8>: Extended Identifier bits

Note 1: These registers are available in Mode 1 and 2 only.

R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
EID15	EID14	EID13	EID12	EID11	EID10	EID9	EID8
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-0 EID<15:8>: Extended Identifier bits

Note 1: These registers are available in Mode 1 and 2 only.

R-x	R-x	R-x	R-x	R-x	R-x	R-x	R-x
EID7	EID6	EID5	EID4	EID3	EID2	EID1	EID0
bit 7							bit 0
L							

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-0 EID<7:0>: Extended Identifier bits

R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
EID7	EID6	EID5	FEID4	EID3	EID2	EID1	EID0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	1 as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-0 EID<7:0>: Extended Identifier bits

Note 1: These registers are available in Mode 1 and 2 only.

REGISTER 27-32: BnDm: TX/RX BUFFER 'n' DATA FIELD BYTE 'm' REGISTERS IN RECEIVE MODE $[0 \le n \le 5, 0 \le m \le 7, TXnEN (BSEL<n>) = 0]^{(1)}$

R-x	R-x	R-x	R-x	R-x	R-x	R-x	R-x
BnDm7	BnDm6	BnDm5	BnDm4	BnDm3	BnDm2	BnDm1	BnDm0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	l as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-0 **BnDm<7:0>:** Receive Buffer n Data Field Byte m bits (where $0 \le n < 3$ and 0 < m < 8) Each receive buffer has an array of registers. For example, Receive Buffer 0 has 7 registers: B0D0 to B0D7.

Note 1: These registers are available in Mode 1 and 2 only.

REGISTER 27-33: BnDm: TX/RX BUFFER 'n' DATA FIELD BYTE 'm' REGISTERS IN TRANSMIT MODE $[0 \le n \le 5, 0 \le m \le 7, TXnEN (BSEL<n>) = 1]^{(1)}$

R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
BnDm7	BnDm6	BnDm5	BnDm4	BnDm3	BnDm2	BnDm1	BnDm0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	1 as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-0 BnDm<7:0>: Transmit Buffer n Data Field Byte m bits (where 0 ≤ n < 3 and 0 < m < 8) Each transmit buffer has an array of registers. For example, Transmit Buffer 0 has 7 registers: TXB0D0 to TXB0D7.

REGISTER 27-34: BnDLC: TX/RX BUFFER 'n' DATA LENGTH CODE REGISTERS IN RECEIVE MODE $[0 \le n \le 5, TXnEN (BSEL < n >) = 0]^{(1)}$

U-0	R-x	R-x	R-x	R-x	R-x	R-x	R-x
_	RXRTR	RB1	RB0	DLC3	DLC2	DLC1	DLC0
bit 7							bit 0
Legend:							
R = Readabl	e bit	W = Writable	bit	U = Unimpler	nented bit, rea	ad as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 7	Unimplemer	nted: Read as '	0'				
bit 6	RXRTR: Red	eiver Remote	Fransmission	Request bit			
		remote transmi ot a remote trar					
bit 5	RB1: Reserv	ed bit 1					
	Reserved by	CAN Spec and	l read as '0'.				
bit 4	RB0: Reserv	red bit 0					
	Reserved by	CAN Spec and	read as '0'.				
bit 3-0	DLC<3:0>: [Data Length Co	de bits				
	1111 = Rese						
	1110 = Rese						
	1101 = Rese 1100 = Rese						
	1011 = Rese						
	1010 = Rese						
	1001 = Rese	erved					
		length = 8 byte					
		length = 7 byte					
		length = 6 byte					
		length = 5 byte					
		length = 4 byte length = 3 byte					
		length = 2 byte					
		length = 1 byte					
		length = 0 byte					

REGISTER 27-35: BnDLC: TX/RX BUFFER 'n' DATA LENGTH CODE REGISTERS IN TRANSMIT MODE $[0 \le n \le 5, TXnEN (BSEL<n>) = 1]^{(1)}$

U-0	R/W-x	U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x
_	TXRTR	—	_	DLC3	DLC2	DLC1	DLC0
bit 7							bit 0
Legend:							
R = Reada	ble bit	W = Writable b	oit	U = Unimplei	mented bit, read	as '0'	
-n = Value	at POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unki	nown
bit 7	Unimplemen	ted: Read as '0)'				
bit 6	TXRTR: Tran	smitter Remote	Transmissio	n Request bit			
	1 = Transmitte	ed message wil	II have the RT	R bit set			
	0 = Transmitte	ed message wil	I have the RT	R bit cleared			
bit 5-4	Unimplemen	ted: Read as '0)'				
bit 3-0	DLC<3:0>: D	ata Length Cod	le bits				
	1111-1001 =	Reserved					
		length = 8 bytes					
		length = 7 bytes					
		length = 6 bytes length = 5 bytes					
		length = 4 bytes					
		length = 3 bytes					
	0010 = Data	length = 2 bytes	5				
		length = 1 byte					
	0000 = Data	length = 0 bytes	5				

Note 1: These registers are available in Mode 1 and 2 only.

REGISTER 27-36: BSEL0: BUFFER SELECT REGISTER 0⁽¹⁾

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0
B5TXEN	B4TXEN	B3TXEN	B2TXEN	B1TXEN	B0TXEN	—	—
bit 7				•			bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-2 **B<5:0>TXEN:** Buffer 5 to Buffer 0 Transmit Enable bits 1 = Buffer is configured in Transmit mode 0 = Buffer is configured in Receive mode

bit 1-0 Unimplemented: Read as '0'

27.2.3.2 Message Acceptance Filters and Masks

This section describes the message acceptance filters and masks for the CAN receive buffers.

REGISTER 27-37: RXFnSIDH: RECEIVE ACCEPTANCE FILTER 'n' STANDARD IDENTIFIER FILTER REGISTERS, HIGH BYTE $[0 \le n \le 15]^{(1)}$

R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
SID10	SID9	SID8	SID7	SID6	SID5	SID4	SID3
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	t, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-0 SID<10:3>: Standard Identifier Filter bits (if EXIDEN = 0) Extended Identifier Filter bits, EID<28:21> (if EXIDEN = 1).

Note 1: Registers, RXF6SIDH:RXF15SIDH, are available in Mode 1 and 2 only.

REGISTER 27-38: RXFnSIDL: RECEIVE ACCEPTANCE FILTER 'n' STANDARD IDENTIFIER FILTER REGISTERS, LOW BYTE [0 \le n \le 15]⁽¹⁾

R/W-x	R/W-x	R/W-x	U-0	R/W-x	U-0	R/W-x	R/W-x
SID2	SID1	SID0	—	EXIDEN ⁽²⁾	—	EID17	EID16
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-5	SID<2:0>: Standard Identifier Filter bits (if EXIDEN = 0)
	Extended Identifier Filter bits, EID<20:18> (if EXIDEN = 1).
bit 4	Unimplemented: Read as '0'
bit 3	EXIDEN: Extended Identifier Filter Enable bit ⁽²⁾
	1 = Filter will only accept extended ID messages
	0 = Filter will only accept standard ID messages
bit 2	Unimplemented: Read as '0'
hit 1 0	EID 47.46. Extended Identifier Filter hite

bit 1-0 EID<17:16>: Extended Identifier Filter bits

Note 1: Registers, RXF6SIDL:RXF15SIDL, are available in Mode 1 and 2 only.

2: In Mode 0, this bit must be set/cleared as required, irrespective of corresponding mask register value.

REGISTER 27-39: RXFnEIDH: RECEIVE ACCEPTANCE FILTER 'n' EXTENDED IDENTIFIER REGISTERS, HIGH BYTE $[0 \le n \le 15]^{(1)}$

R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
EID15	EID14	EID13	EID12	EID11	EID10	EID9	EID8
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-0 EID<15:8>: Extended Identifier Filter bits

Note 1: Registers, RXF6EIDH:RXF15EIDH, are available in Mode 1 and 2 only.

REGISTER 27-40: RXFnEIDL: RECEIVE ACCEPTANCE FILTER 'n' EXTENDED IDENTIFIER REGISTERS, LOW BYTE $[0 \le n \le 15]^{(1)}$

R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
EID7	EID6	EID5	EID4	EID3	EID2	EID1	EID0
bit 7 bit 0							

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-0 EID<7:0>: Extended Identifier Filter bits

Note 1: Registers, RXF6EIDL:RXF15EIDL, are available in Mode 1 and 2 only.

REGISTER 27-41: RXMnSIDH: RECEIVE ACCEPTANCE MASK 'n' STANDARD IDENTIFIER MASK REGISTERS, HIGH BYTE [0 \leq n \leq 1]

R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
SID10	SID9	SID8	SID7	SID6	SID5	SID4	SID3
bit 7							bit 0
Legend:							
Legend:							
Legend: R = Readable	bit	W = Writable I	oit	U = Unimpler	nented bit, read	as '0'	

bit 7-0 SID<10:3>: Standard Identifier Mask bits or Extended Identifier Mask bits (EID<28:21>)

REGISTER 27-42: RXMnSIDL: RECEIVE ACCEPTANCE MASK 'n' STANDARD IDENTIFIER MASK REGISTERS, LOW BYTE [0 \leq n \leq 1]

R/W-x	R/W-x	R/W-x	U-0	R/W-0	U-0	R/W-x	R/W-x
SID2	SID1	SID0	—	EXIDEN ⁽¹⁾		EID17	EID16
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-5 SID<2:0>: Standard Identifier Mask bits or Extended Identifier Mask bits (EID<2	:0:18>)
---	---------

bit 4	Unimplemented: Read as '0'
bit 3	Mode 0: Unimplemented: Read as '0'
	Mode 1, 2: EXIDEN: Extended Identifier Filter Enable Mask bit ⁽¹⁾
	 1 = Messages selected by the EXIDEN bit in RXFnSIDL will be accepted 0 = Both standard and extended identifier messages will be accepted
bit 2	Unimplemented: Read as '0'
bit 1-0	EID<17:16>: Extended Identifier Mask bits

Note 1: This bit is available in Mode 1 and 2 only.

REGISTER 27-43: RXMnEIDH: RECEIVE ACCEPTANCE MASK 'n' EXTENDED IDENTIFIER MASK REGISTERS, HIGH BYTE [0 \le n \le 1]

R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
EID15	EID14	EID13	EID12	EID11	EID10	EID9	EID8
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-0 EID<15:8>: Extended Identifier Mask bits

REGISTER 27-44: RXMnEIDL: RECEIVE ACCEPTANCE MASK 'n' EXTENDED IDENTIFIER MASK REGISTERS, LOW BYTE [0 \leq n \leq 1]

R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
EID7	EID6	EID5	EID4	EID3	EID2	EID1	EID0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-0 EID<7:0>: Extended Identifier Mask bits

RXFCON0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
KAFCONU	RXF7EN	RXF6EN	RXF5EN	RXF4EN	RXF3EN	RXF2EN	RXF1EN	RXF0EN
RXFCON1	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
KAFCONT	RXF15EN	RXF14EN	RXF13EN	RXF12EN	RXF11EN	RXF10EN	RXF9EN	RXF8EN
	bit 7							bit 0
Legend:								
R = Readable bit			W = Writable bit		U = Unimplemented bit, read		ead as '0'	
-n = Value at POR		'1' = Bit is set		'0' = Bit is cleared x		x = Bit is un	= Bit is unknown	

REGISTER 27-45: RXFCONn: RECEIVE FILTER CONTROL REGISTER 'n' $[0 \le n \le 1]^{(1)}$

bit 7-0 **RXF<7:0>EN:** Receive Filter n Enable bits 0 = Filter is disabled

1 = Filter is enabled

Note 1: This register is available in Mode 1 and 2 only.

Note: Register 27-46 through Register 27-51 are writable in Configuration mode only.

REGISTER 27-46: SDFLC: STANDARD DATA BYTES FILTER LENGTH COUNT REGISTER⁽¹⁾

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—	FLC4	FLC3	FLC2	FLC1	FLC0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-5	Unimplemented: Read as '0'
---------	----------------------------

bit 4-0	FLC<4:0>: Filter Ler Mode 0:	gth Count bits
	Not used; forced to '	00000'.
	00000-10010 = 0	18 bits are available for standard data byte filter. Actual number of bits used depends on the DLC<3:0> bits (RXBnDLC<3:0> or BnDLC<3:0> if configured as RX buffer) of the message being received.
	If DLC<3:0> = 000	0 No bits will be compared with incoming data bits.
	If DLC<3:0> = 000	1 Up to 8 data bits of RXFnEID<7:0>, as determined by FLC<2:0>, will be compared with the corresponding number of data bits of the incoming message.
	If DLC<3:0> = 001	0 Up to 16 data bits of RXFnEID<15:0>, as determined by FLC<3:0>, will be compared with the corresponding number of data bits of the incoming message.
	If DLC<3:0> = 001	1 Up to 18 data bits of RXFnEID<17:0>, as determined by FLC<4:0>, will be compared with the corresponding number of data bits of the incoming message.

RXFBCON0	R/W-0							
KAFBCONU	F1BP_3	F1BP_2	F1BP_1	F1BP_0	F0BP_3	F0BP_2	F0BP_1	F0BP_0
	_							
RXFBCON1	R/W-0	R/W-0	R/W-0	R/W-1	R/W-0	R/W-0	R/W-0	R/W-1
KAFBCONT	F3BP_3	F3BP_2	F3BP_1	F3BP_0	F2BP_3	F2BP_2	F2BP_1	F2BP_0
	•							
RXFBCON2	R/W-0	R/W-0	R/W-0	R/W-1	R/W-0	R/W-0	R/W-0	R/W-1
KAFBCONZ	F5BP_3	F5BP_2	F5BP_1	F5BP_0	F4BP_3	F4BP_2	F4BP_1	F4BP_0
	•							
RXFBCON3	R/W-0							
KAFBCONS	F7BP_3	F7BP_2	F7BP_1	F7BP_0	F6BP_3	F6BP_2	F6BP_1	F6BP_0
	•							
RXFBCON4	R/W-0							
KAFBCON4	F9BP_3	F9BP_2	F9BP_1	F9BP_0	F8BP_3	F8BP_2	F8BP_1	F8BP_0
	•							
RXFBCON5	R/W-0							
KAFBCONJ	F11BP_3	F11BP_2	F11BP_1	F11BP_0	F10BP_3	F10BP_2	F10BP_1	F10BP_0
	•							
RXFBCON6	R/W-0							
KAFBCONU	F13BP_3	F13BP_2	F13BP_1	F13BP_0	F12BP_3	F12BP_2	F12BP_1	F12BP_0
	T							
RXFBCON7	R/W-0							
	F15BP_3	F15BP_2	F15BP_1	F15BP_0	F14BP_3	F14BP_2	F14BP_1	F14BP_0
	bit 7							bit C
I a supera al s								

REGISTER 27-47: RXFBCONn: RECEIVE FILTER BUFFER CONTROL REGISTER 'n'(1)

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, I	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-0 F<15:2>BP_<3:0>: Filter n Buffer Pointer Nibble bits

0000 = Filter n is associated with RXB0

0001 = Filter n is associated with RXB1

0010 = Filter n is associated with B0

0011 = Filter n is associated with B1

0111 = Filter n is associated with B5 1111-1000 = Reserved

Note 1: This register is available in Mode 1 and 2 only.

...

R/W-0	R/W-1	R/W-0	R/W-1	R/W-0	R/W-0	R/W-0	R/W-0
FIL3_1	FIL3_0	FIL2_1	FIL2_0	FIL1_1	FIL1_0	FIL0_1	FIL0_0
bit 7							bit 0
Legend:							
R = Readabl	e bit	W = Writable	bit	U = Unimpler	mented bit, read	l as '0'	
-n = Value at	POR	'1' = Bit is set		ʻ0' = Bit is cle		x = Bit is unkr	nown
bit 7-6	FIL3_<1:0>: 11 = No mas 10 = Filter 1: 01 = Accepta 00 = Accepta	5 ance Mask 1	bits 1 and 0				
bit 5-4	•	Filter 2 Select sk 5 ance Mask 1	bits 1 and 0				
bit 3-2	-	Filter 1 Select sk 5 ance Mask 1	bits 1 and 0				
bit 1-0		Filter 0 Select sk 5 ance Mask 1	bits 1 and 0				

REGISTER 27-48: MSEL0: MASK SELECT REGISTER 0⁽¹⁾

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-1	R/W-0	R/W-1
FIL7_1	FIL7_0	FIL6_1	FIL6_0	FIL5_1	FIL5_0	FIL4_1	FIL4_0
bit 7	·			•			bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimpler	nented bit, read	l as '0'	
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unki	nown
bit 7-6	FIL7_<1:0>:	Filter 7 Select I	oits 1 and 0				
	11 = No mas	-					
	10 = Filter 15						
	01 = Accepta 00 = Accepta						
bit 5-4	•	Filter 6 Select I	oits 1 and 0				
	11 = No mas						
	10 = Filter 15	-					
	01 = Accepta						
	00 = Accepta						
bit 3-2	FIL5_<1:0>:	Filter 5 Select I	oits 1 and 0				
	11 = No mas	-					
	10 = Filter 15						
	01 = Accepta 00 = Accepta						
bit 1-0	•	Filter 4 Select I	oits 1 and 0				
	11 = No mas						
	10 = Filter 15						
	01 = Accepta						
	00 = Accepta	nce Mask 0					

REGISTER 27-49: MSEL1: MASK SELECT REGISTER 1⁽¹⁾

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
FIL11_1	FIL11_0	FIL10_1	FIL10_0	FIL9_1	FIL9_0	FIL8_1	FIL8_0
bit 7							bit 0
Legend:							
Legend. R = Readable	e bit	W = Writable	bit	U = Unimpler	mented bit, reac	l as '0'	
-n = Value at		'1' = Bit is set		'0' = Bit is cle		x = Bit is unkr	nown
bit 7-6	FIL11_<1:0>:	Filter 11 Sele	ct bits 1 and 0				
	11 = No masl 10 = Filter 15 01 = Accepta 00 = Accepta	nce Mask 1					
bit 5-4	FIL10_<1:0>: 11 = No masl 10 = Filter 15 01 = Accepta 00 = Accepta	nce Mask 1	ct bits 1 and 0				
bit 3-2	FIL9_<1:0>: 11 = No masl 10 = Filter 15 01 = Accepta 00 = Accepta	nce Mask 1	bits 1 and 0				
bit 1-0	•	Filter 8 Select < nce Mask 1	bits 1 and 0				

REGISTER 27-50: MSEL2: MASK SELECT REGISTER 2⁽¹⁾

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
FIL15_1	FIL15_0	FIL14_1	FIL14_0	FIL13_1	FIL13_0	FIL12_1	FIL12_0
bit 7			•				bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, read	l as '0'	
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 7-6 bit 5-4	11 = No masl 10 = Filter 15 01 = Accepta 00 = Accepta	nce Mask 1 nce Mask 0					
DIL 5-4	FIL14_<1:0> 11 = No masl 10 = Filter 15 01 = Accepta 00 = Accepta	nce Mask 1	ci dits i and o				
bit 3-2	FIL13_<1:0> 11 = No mask 10 = Filter 15 01 = Accepta 00 = Accepta	nce Mask 1	ct bits 1 and 0				
bit 1-0	FIL12_<1:0> 11 = No mast 10 = Filter 15 01 = Accepta 00 = Accepta	nce Mask 1	ot bits 1 and 0				

REGISTER 27-51: MSEL3: MASK SELECT REGISTER 3⁽¹⁾

27.2.4 CAN BAUD RATE REGISTERS

This section describes the CAN Baud Rate registers.

Note:	These	registers	are	writable	in
	Configu	ration mode	only.		

REGISTER 27-52: BRGCON1: BAUD RATE CONTROL REGISTER 1

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
SJW1	SJW0	BRP5	BRP4	BRP3	BRP2	BRP1	BRP0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-6	SJW<1:0>: Synchronized Jump Width bits 11 = Synchronization jump width time = 4 x TQ 10 = Synchronization jump width time = 3 x TQ 01 = Synchronization jump width time = 2 x TQ 00 = Synchronization jump width time = 1 x TQ
bit 5-0	BRP<5:0>: Baud Rate Prescaler bits 111111 = TQ = (2 x 64)/FOSC 111110 = TQ = (2 x 63)/FOSC :
	: 000001 = TQ = (2 x 2)/Fosc 000000 = TQ = (2 x 1)/Fosc

REGISTER 27-53: BRGCON2: BAUD RATE CONTROL REGISTER 2

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
SEG2PHTS	SAM	SEG1PH2	SEG1PH1	SEG1PH0	PRSEG2	PRSEG1	PRSEG0			
bit 7							bit C			
Legend:										
R = Readable	bit	W = Writable bit		U = Unimplen	nented bit, read	l as '0'				
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown			
bit 7	SEG2PHTS	Phase Segmer	nt 2 Time Sele	ect bit						
		SEG2PHTS: Phase Segment 2 Time Select bit 1 = Freely programmable								
		0 = Maximum of PHEG1 or Information Processing Time (IPT), whichever is greater								
bit 6	SAM: Sample of the CAN bus Line bit									
	1 = Bus line is sampled three times prior to the sample point									
	0 = Bus line is sampled once at the sample point									
bit 5-3	SEG1PH<2:0>: Phase Segment 1 bits									
	111 = Phase Segment 1 time = 8 x To									
	110 = Phase Segment 1 time = 7 x TQ 101 = Phase Segment 1 time = 6 x TQ									
	100 = Phase Segment 1 time = 5 x Tq									
		011 = Phase Segment 1 time = $4 \times T_Q$								
	010 = Phase Segment 1 time = 3 x To									
	001 = Phase Segment 1 time = 2 x TQ 000 = Phase Segment 1 time = 1 x TQ									
bit 2-0	PRSEG<2:0>: Propagation Time Select bits									
	111 = Propagation time = 8 x TQ									
	$110 = \text{Propagation time} = 7 \times T_Q$									
	101 = Propagation time = 6 x TQ									
		gation time = 5								
		gation time = 4 gation time = 3								
		gation time = 3								
		gation time = 1								

R/W-0	R/W-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	
WAKDIS	WAKFIL	—	_	_	SEG2PH2 ⁽¹⁾	SEG2PH1 ⁽¹⁾	SEG2PH0 ⁽¹⁾	
bit 7							bit 0	
Legend:								
R = Readable	bit	W = Writable I	bit	U = Unimplei	mented bit, read	l as '0'		
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkr	nown	
bit 7	 WAKDIS: Wake-up Disable bit 1 = Disable CAN bus activity wake-up feature 0 = Enable CAN bus activity wake-up feature 							
bit 6	 WAKFIL: Selects CAN bus Line Filter for Wake-up bit 1 = Use CAN bus line filter for wake-up 0 = CAN bus line filter is not used for wake-up 							
bit 5-3	Unimplemen	ted: Read as 'd)'					
bit 2-0	SEG2PH<2:0 111 = Phase 110 = Phase 101 = Phase 011 = Phase 011 = Phase 010 = Phase 010 = Phase	>: Phase Segn Segment 2 time Segment 2 time	nent 2 Time S e = 8 x TQ e = 7 x TQ e = 6 x TQ e = 5 x TQ e = 4 x TQ e = 3 x TQ e = 2 x TQ	Select bits ⁽¹⁾				

REGISTER 27-54: BRGCON3: BAUD RATE CONTROL REGISTER 3

Note 1: These bits are ignored if SEG2PHTS bit (BRGCON2<7>) is '0'.
27.2.5 CAN MODULE I/O CONTROL REGISTER

This register controls the operation of the CAN module's I/O pins in relation to the rest of the microcontroller.

REGISTER 27-55: CIOCON: CAN I/O CONTROL REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0	U-0	R/W-0
TX2SRC	TX2EN	ENDRHI ⁽¹⁾	CANCAP	—	—	—	CLKSEL
bit 7							bit 0

Legend:									
R = Readable bit		W = Writable bit	U = Unimplemented bit,	read as '0'					
-n = Value	e at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown					
bit 7	TX2SRC	TX2SRC: CANTX2 Pin Data Source bit							
		TX2 pin will output the CAN TX2 pin will output CANTX	clock						
bit 6	TX2EN:	CANTX Pin Enable bit							
		TX2 pin will output CANTX of TX2 pin will have digital I/O t	or CAN clock as selected by th function	e TX2SRC bit					
bit 5	ENDRHI	ENDRHI: Enable Drive High bit ⁽¹⁾							
		TX pin will drive VDD when re TX pin will be tri-state when							
bit 4	CANCA	: CAN Message Receive Ca	apture Enable bit						
		 1 = Enable CAN capture; CAN message receive signal replaces input on RC2/CCP1 0 = Disable CAN capture; RC2/CCP1 input to CCP1 module 							
bit 3-1	Unimple	mented: Read as '0'							
bit 0	CLKSEL	: CAN Clock Source Selection	on bit						
		the oscillator as the source of the PLL as the source of the							
Note 1:	Always set thi	s bit when using a differentia	l bus to avoid signal crosstalk	in CANTX from other nearby pins					

27.2.6 CAN INTERRUPT REGISTERS

The registers in this section are the same as described in Section 10.0 "Interrupts". They are duplicated here for convenience.

Made	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
Mode 0	IRXIF	WAKIF	ERRIF	TXB2IF	TXB1IF ⁽¹⁾	TXB0IF ⁽¹⁾	RXB1IF	RXB0IF
	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
Mode 1,2	IRXIF	WAKIF	ERRIF	TXBnIF	TXB1IF ⁽¹⁾	TXB0IF ⁽¹⁾	RXBnIF	FIFOWMIF
	bit 7							bit (
Legend:								
R = Reada	able bit		W = Writabl	e bit	U = Unimple	emented bit, re	ead as '0'	
-n = Value			'1' = Bit is s		'0' = Bit is cl		x = Bit is un	known
								-
bit 7		Bus Error Me						
		id message h id message o			bus			
bit 6		N Bus Activity			bit			
		on the CAN b		red				
		ity on the CAI						
bit 5		Module Erro			iple sources; re	efer to Section	n 27 15 6 "Er	ror Interrunt"
		module error						
bit 4		is in Mode 0:						
	TXB2IF: CA	N Transmit B	uffer 2 Interru	upt Flag bit			ralaadad	
					n of a message sion of a mess		reloaded	
		is in Mode 1 c				age		
		y Transmit Bu						
		more transmit smit buffer is i			transmission	of a message	and may be	reloaded
bit 3		N Transmit B			1)			
Sit 0					of a message	and may be r	eloaded	
			-		sion of a mess	age		
bit 2		N Transmit B						
					of a message sion of a messa		eloaded	
bit 1		is in Mode 0:	not complete		sion of a messa	aye		
	RXB1IF: CA	N Receive B						
		Buffer 1 has						
		Buffer 1 has is in Mode 1 c		a new mess	sage			
		ly Receive Bu		Flag bit				
	1 = One or r	nore receive l	ouffers has re	eceived a ne				
		ive buffer has	received a n	ew messag	e			
bit 0		<u>is in Mode 0:</u> AN Receive Bi	uffer () Interru	int Flag hit				
		Buffer 0 has			e			
	0 = Receive	Buffer 0 has						
		is in Mode 1:	e 'o'					
	-	nted: Read a is in Mode 2:	5 0					
		FIFO Watern	nark Interrupt	Flag bit				
	1 = FIFO hig	gh watermark	is reached	C C				
	0 = FIFO hig	gh watermark	is not reache	d				
Noto 1.	In CAN Mode	e 1 and 2, the	se hits are fo	rced to '0'				

Note 1: In CAN Mode 1 and 2, these bits are forced to '0'.

Mode 0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	IRXIE	WAKIE	ERRIE	TXB2IE	TXB1IE ⁽¹⁾	TXB0IE ⁽¹⁾	RXB1IE	RXB0IE
	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
Mode 1	IRXIE	WAKIE	ERRIE	TXBnIE	TXB1IE ⁽¹⁾	TXB0IE ⁽¹⁾	RXBnIE	FIFOWMIE
	bit 7							bit C
Legend:								
R = Reada	able bit		W = Writabl	e bit	U = Unimple	mented bit, re	ead as '0'	
-n = Value	at POR		'1' = Bit is s	et	'0' = Bit is cl	eared	x = Bit is un	known
bit 7	1 = Enable i	Bus Error Me invalid messa invalid messa	ge received i	nterrupt	ot Enable bit			
bit 6	WAKIE: CA 1 = Enable	N bus Activity bus activity wa bus activity w	Wake-up Intake-up Int	terrupt Enab upt	le bit			
bit 5	1 = Enable	N bus Error In CAN module (CAN module	error interrup	t				
bit 4	TXB2IE: CA 1 = Enable 0 = Disable When CAN TXBnIE: CA 1 = Enable	is in Mode 0: N Transmit B Transmit Buffe Transmit Buffe is in Mode 1 of N Transmit B transmit buffe all transmit bu	er 2 interrupt er 2 interrupt o <u>r 2:</u> uffer Interrup r interrupt; in	ots Enable b dividual inte		ed by TXBIE a	and BIE0	
bit 3	TXB1IE: CA	N Transmit B Transmit Buffe Transmit Buff	uffer 1 Interr er 1 interrupt	upt Enable b	bit ⁽¹⁾			
bit 2	TXB0IE: CA	AN Transmit B Transmit Buffe Transmit Buff	uffer 0 Interr er 0 interrupt	upt Enable b	_{Dit} (1)			
bit 1	When CAN RXB1IE: CA 1 = Enable 0 = Disable When CAN RXBnIE: CA 1 = Enable	<u>is in Mode 0:</u> AN Receive B Receive Buffe Receive Buffe <u>is in Mode 1 c</u> AN Receive B	uffer 1 Interru r 1 interrupt er 1 interrupt <u>or 2:</u> uffer Interrupt interrupt; inc	upt Enable b Its Enable bi Iividual inter		d by BIE0		
bit 0	When CAN RXB0IE: CA 1 = Enable 0 = Disable When CAN Unimpleme	<u>is in Mode 0:</u> AN Receive B Receive Buffe Receive Buffe <u>is in Mode 1:</u> ented: Read a	uffer 0 Interru r 0 interrupt er 0 interrupt		it			
	FIFOWMIE:	<u>is in Mode 2:</u> FIFO Watern FIFO waterma	ark interrupt	t Enable bit				

© 2010-2012 Microchip Technology Inc.

Mode 0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
Mode 0	IRXIP	WAKIP	ERRIP	TXB2IP	TXB1IP ⁽¹⁾	TXB0IP ⁽¹⁾	RXB1IP	RXB0IP
	David	D 444 4	D 444 4	D 0.04 4		D 444 4	D 444 4	
Mode 1,2	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1 TXB0IP ⁽¹⁾	R/W-1	R/W-1
	IRXIP bit 7	WAKIP	ERRIP	TXBnIP	TXB1IP ⁽¹⁾	I XB0IP("	RXBnIP	FIFOWMIF
								bit
Legend:								
R = Readal	ble bit		W = Writabl	e bit	U = Unimple	emented bit, r	ead as '0'	
-n = Value a	at POR		'1' = Bit is s	et	'0' = Bit is cl	eared	x = Bit is un	known
bit 7	IRXIP: CAN 1 = High pric 0 = Low pric		essage Rece	ived Interrup	ot Priority bit			
bit 6	WAKIP: CA 1 = High prio 0 = Low prio		y Wake-up In	terrupt Prior	ity bit			
bit 5	ERRIP: CAN 1 = High price 0 = Low price		or Interrupt P	riority bit				
bit 4	When CAN	is in Mode 0: N Transmit E ority	Buffer 2 Interr	upt Priority t	bit			
	When CAN	<u>is in Mode 1 (</u> N Transmit E ority		ot Priority bit				
bit 3	TXB1IP: CA 1 = High pric 0 = Low pric		Buffer 1 Interr	upt Priority t	_{Dit} (1)			
bit 2		N Transmit E	Buffer 0 Interr	upt Priority t	_{bit} (1)			
bit 1	When CAN	is in Mode 0: AN Receive B ority	uffer 1 Interro	upt Priority b	it			
				ots Priority bi	t			
bit 0	RXB0IP: CA 1 = High prid 0 = Low prid When CAN			upt Priority b	it			
	When CAN	<u>is in Mode 2:</u> FIFO Waterr ority		t Priority bit				

REGISTER 27-58: IPR5: PERIPHERAL INTERRUPT PRIORITY REGISTER 5

Note 1: In CAN Mode 1 and 2, these bits are forced to '0'.

REGISTER 27-59: TXBIE: TRANSMIT BUFFERS INTERRUPT ENABLE REGISTER⁽¹⁾

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	U-0	U-0
—	—	—	TXB2IE ⁽²⁾	TXB1IE ⁽²⁾	TXB0IE ⁽²⁾		—
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	t, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-5	Unimplemented: Read as '0'
bit 4-2	TXB2IE:TXB0IE: Transmit Buffer 2-0 Interrupt Enable bits ⁽²⁾
	1 = Transmit buffer interrupt is enabled0 = Transmit buffer interrupt is disabled
bit 1-0	Unimplemented: Read as '0'

Note 1: This register is available in Mode 1 and 2 only.

2: TXBnIE in PIE5 register must be set to get an interrupt.

REGISTER 27-60: BIE0: BUFFER INTERRUPT ENABLE REGISTER 0⁽¹⁾

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
B5IE ⁽²⁾	B4IE ⁽²⁾	B3IE ⁽²⁾	B2IE ⁽²⁾	B1IE ⁽²⁾	B0IE ⁽²⁾	RXB1IE ⁽²⁾	RXB0IE ⁽²⁾
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-2 B<5:0>IE: Programmable Transmit/Receive Buffer 5-0 Interrupt Enable bits⁽²⁾

1 =	Interrupt is enabled	
-	interrupt to enubled	

0 = Interrupt is disabled

bit 1-0 RXB<1:0>IE: Dedicated Receive Buffer 1-0 Interrupt Enable bits⁽²⁾

- 1 = Interrupt is enabled
- 0 = Interrupt is disabled

Note 1: This register is available in Mode 1 and 2 only.

2: Either TXBnIE or RXBnIE, in the PIE5 register, must be set to get an interrupt.

27.3 CAN Modes of Operation

The PIC18F66K80 family has six main modes of operation:

- Configuration mode
- · Disable/Sleep mode
- Normal Operation mode
- · Listen Only mode
- · Loopback mode
- Error Recognition mode

All modes, except Error Recognition, are requested by setting the REQOP bits (CANCON<7:5>). Error Recognition mode is requested through the RXM bits of the Receive Buffer register(s). Entry into a mode is Acknowledged by monitoring the OPMODE bits.

When changing modes, the mode will not actually change until all pending message transmissions are complete. Because of this, the user must verify that the device has actually changed into the requested mode before further operations are executed.

27.3.1 CONFIGURATION MODE

The CAN module has to be initialized before the activation. This is only possible if the module is in the Configuration mode. The Configuration mode is requested by setting the REQOP2 bit. Only when the status bit, OPMODE2, has a high level can the initialization be performed. Afterwards, the Configuration registers, the acceptance mask registers and the acceptance filter registers can be written. The module is activated by setting the REQOP control bits to zero.

The module will protect the user from accidentally violating the CAN protocol through programming errors. All registers which control the configuration of the module can not be modified while the module is online. The CAN module will not be allowed to enter the Configuration mode while a transmission or reception is taking place. The Configuration mode serves as a lock to protect the following registers:

- Configuration Registers
- Functional Mode Selection Registers
- Bit Timing Registers
- Identifier Acceptance Filter Registers
- Identifier Acceptance Mask Registers
- · Filter and Mask Control Registers
- Mask Selection Registers

In the Configuration mode, the module will not transmit or receive. The error counters are cleared and the interrupt flags remain unchanged. The programmer will have access to Configuration registers that are access restricted in other modes. I/O pins will revert to normal I/O functions.

27.3.2 DISABLE/SLEEP MODE

In Disable/Sleep mode, the module will not transmit or receive. The module has the ability to set the WAKIF bit due to bus activity; however, any pending interrupts will remain and the error counters will retain their value.

If the REQOP<2:0> bits are set to '001', the module will enter the module Disable/Sleep mode. This mode is similar to disabling other peripheral modules by turning off the module enables. This causes the module internal clock to stop unless the module is active (i.e., receiving or transmitting a message). If the module is active, the module will wait for 11 recessive bits on the CAN bus, detect that condition as an Idle bus, then accept the module Disable/Sleep command. OPMODE<2:0> = 001 indicates whether the module successfully went into the module Disable/Sleep mode.

The WAKIF interrupt is the only module interrupt that is still active in the Disable/Sleep mode. If the WAKDIS is cleared and WAKIE is set, the processor will receive an interrupt whenever the module detects recessive to dominant transition. On wake-up, the module will automatically be set to the previous mode of operation. For example, if the module was switched from Normal to Disable/Sleep mode on bus activity wake-up, the module will automatically enter into Normal mode and the first message that caused the module to wake-up is lost. The module will not generate any error frame. Firmware logic must detect this condition and make sure that retransmission is requested. If the processor receives a wake-up interrupt while it is sleeping, more than one message may get lost. The actual number of messages lost would depend on the processor oscillator start-up time and incoming message bit rate.

The TXCAN pin will stay in the recessive state while the module is in Disable/Sleep mode.

27.3.3 NORMAL MODE

This is the standard operating mode of the PIC18F66K80 family devices. In this mode, the device actively monitors all bus messages and generates Acknowledge bits, error frames, etc. This is also the only mode in which the PIC18F66K80 family devices will transmit messages over the CAN bus.

27.3.4 LISTEN ONLY MODE

Listen Only mode provides a means for the PIC18F66K80 family devices to receive all messages, including messages with errors. This mode can be used for bus monitor applications or for detecting the baud rate in 'hot plugging' situations. For auto-baud detection, it is necessary that there are at least two other nodes which are communicating with each other. The baud rate can be detected empirically by testing different values until valid messages are received. The Listen Only mode is a silent mode, meaning no messages will be transmitted while in this state, including error flags or Acknowledge signals. In Listen Only mode, both valid and invalid messages will be received, regardless of RXMn bit settings. The filters and masks can still be used to allow only particular valid messages to be loaded into the Receive registers, or the filter masks can be set to all zeros to allow a message with any identifier to pass. All invalid messages will be received in this mode, regardless of filters and masks or RXMn Receive Buffer mode bits. The error counters are reset and deactivated in this state. The Listen Only mode is activated by setting the mode request bits in the CANCON register.

27.3.5 LOOPBACK MODE

This mode will allow internal transmission of messages from the transmit buffers to the receive buffers without actually transmitting messages on the CAN bus. This mode can be used in system development and testing. In this mode, the ACK bit is ignored and the device will allow incoming messages from itself, just as if they were coming from another node. The Loopback mode is a silent mode, meaning no messages will be transmitted while in this state, including error flags or Acknowledge signals. The TXCAN pin will revert to port I/O while the device is in this mode. The filters and masks can be used to allow only particular messages to be loaded into the receive registers. The masks can be set to all zeros to provide a mode that accepts all messages. The Loopback mode is activated by setting the mode request bits in the CANCON register.

27.3.6 ERROR RECOGNITION MODE

The module can be set to ignore all errors and receive any message. In functional Mode 0, the Error Recognition mode is activated by setting the RXM<1:0> bits in the RXBnCON registers to '11'. In this mode, the data which is in the message assembly buffer until the error time, is copied in the receive buffer and can be read via the CPU interface.

27.4 CAN Module Functional Modes

In addition to CAN modes of operation, the ECAN module offers a total of 3 functional modes. Each of these modes are identified as Mode 0, Mode 1 and Mode 2.

27.4.1 MODE 0 – LEGACY MODE

Mode 0 is designed to be fully compatible with CAN modules used in PIC18CXX8 and PIC18FXX8 devices. This is the default mode of operation on all Reset conditions. As a result, module code written for the PIC18XX8 CAN module may be used on the ECAN module without any code changes.

The following is the list of resources available in Mode 0:

- Three transmit buffers: TXB0, TXB1 and TXB2
- Two receive buffers: RXB0 and RXB1
- Two acceptance masks, one for each receive buffer: RXM0, RXM1
- Six acceptance filters, 2 for RXB0 and 4 for RXB1: RXF0, RXF1, RXF2, RXF3, RXF4, RXF5

27.4.2 MODE 1 – ENHANCED LEGACY MODE

Mode 1 is similar to Mode 0, with the exception that more resources are available in Mode 1. There are 16 acceptance filters and two acceptance mask registers. Acceptance Filter 15 can be used as either an acceptance filter or an acceptance mask register. In addition to three transmit and two receive buffers, there are six more message buffers. One or more of these additional buffers can be programmed as transmit or receive buffers. These additional buffers can also be programmed to automatically handle RTR messages.

Fourteen of sixteen acceptance filter registers can be dynamically associated to any receive buffer and acceptance mask register. One can use this capability to associate more than one filter to any one buffer.

When a receive buffer is programmed to use standard identifier messages, part of the full acceptance filter register can be used as a data byte filter. The length of the data byte filter is programmable from 0 to 18 bits. This functionality simplifies implementation of high-level protocols, such as the DeviceNet[™] protocol.

The following is the list of resources available in Mode 1:

- Three transmit buffers: TXB0, TXB1 and TXB2
- Two receive buffers: RXB0 and RXB1
- Six buffers programmable as TX or RX: B0-B5
- Automatic RTR handling on B0-B5
- Sixteen dynamically assigned acceptance filters: RXF0-RXF15
- Two dedicated acceptance mask registers; RXF15 programmable as third mask: RXM0-RXM1, RXF15
- Programmable data filter on standard identifier messages: SDFLC

27.4.3 MODE 2 – ENHANCED FIFO MODE

In Mode 2, two or more receive buffers are used to form the receive FIFO (first in, first out) buffer. There is no one-to-one relationship between the receive buffer and acceptance filter registers. Any filter that is enabled and linked to any FIFO receive buffer can generate acceptance and cause FIFO to be updated.

FIFO length is user-programmable, from 2-8 buffers deep. FIFO length is determined by the very first programmable buffer that is configured as a transmit buffer. For example, if Buffer 2 (B2) is programmed as a transmit buffer, FIFO consists of RXB0, RXB1, B0 and B1, creating a FIFO length of 4. If all programmable buffers are configured as receive buffers, FIFO will have the maximum length of 8.

The following is the list of resources available in Mode 2:

- Three transmit buffers: TXB0, TXB1 and TXB2
- Two receive buffers: RXB0 and RXB1
- Six buffers programmable as TX or RX; receive buffers form FIFO: B0-B5
- Automatic RTR handling on B0-B5
- Sixteen acceptance filters: RXF0-RXF15
- Two dedicated acceptance mask registers; RXF15 programmable as third mask: RXM0-RXM1, RXF15
- Programmable data filter on standard identifier messages: SDFLC, useful for DeviceNet protocol

27.5 CAN Message Buffers

27.5.1 DEDICATED TRANSMIT BUFFERS

The PIC18F66K80 family devices implement three dedicated transmit buffers – TXB0, TXB1 and TXB2. Each of these buffers occupies 14 bytes of SRAM and are mapped into the SFR memory map. These are the only transmit buffers available in Mode 0. Mode 1 and 2 may access these and other additional buffers.

Each transmit buffer contains one Control register (TXBnCON), four Identifier registers (TXBnSIDL, TXBnSIDH, TXBnEIDL, TXBnEIDH), one Data Length Count register (TXBnDLC) and eight Data Byte registers (TXBnDm).

27.5.2 DEDICATED RECEIVE BUFFERS

The PIC18F66K80 family devices implement two dedicated receive buffers: RXB0 and RXB1. Each of these buffers occupies 14 bytes of SRAM and are mapped into SFR memory map. These are the only receive buffers available in Mode 0. Mode 1 and 2 may access these and other additional buffers. Each receive buffer contains one Control register (RXBnCON), four Identifier registers (RXBnSIDL, RXBnSIDH, RXBnEIDL, RXBnEIDH), one Data Length Count register (RXBnDLC) and eight Data Byte registers (RXBnDm).

There is also a separate Message Assembly Buffer (MAB) which acts as an additional receive buffer. MAB is always committed to receiving the next message from the bus and is not directly accessible to user firmware. The MAB assembles all incoming messages one by one. A message is transferred to appropriate receive buffers only if the corresponding acceptance filter criteria is met.

27.5.3 PROGRAMMABLE TRANSMIT/ RECEIVE BUFFERS

The ECAN module implements six new buffers: B0-B5. These buffers are individually programmable as either transmit or receive buffers. These buffers are available only in Mode 1 and 2. As with dedicated transmit and receive buffers, each of these programmable buffers occupies 14 bytes of SRAM and are mapped into SFR memory map.

Each buffer contains one Control register (BnCON), four Identifier registers (BnSIDL, BnSIDH, BnEIDL, BnEIDH), one Data Length Count register (BnDLC) and eight Data Byte registers (BnDm). Each of these registers contains two sets of control bits. Depending on whether the buffer is configured as transmit or receive, one would use the corresponding control bit set. By default, all buffers are configured as receive buffers. Each buffer can be individually configured as a transmit or receive buffer by setting the corresponding TXENn bit in the BSEL0 register.

When configured as transmit buffers, user firmware may access transmit buffers in any order similar to accessing dedicated transmit buffers. In receive configuration with Mode 1 enabled, user firmware may also access receive buffers in any order required. But in Mode 2, all receive buffers are combined to form a single FIFO. Actual FIFO length is programmable by user firmware. Access to FIFO must be done through the FIFO Pointer bits (FP<4:0>) in the CANCON register. It must be noted that there is no hardware protection against out of order FIFO reads.

27.5.4 PROGRAMMABLE AUTO-RTR BUFFERS

In Mode 1 and 2, any of six programmable transmit/ receive buffers may be programmed to automatically respond to predefined RTR messages without user firmware intervention. Automatic RTR handling is enabled by setting the TX2EN bit in the BSEL0 register and the RTREN bit in the BnCON register. After this setup, when an RTR request is received, the TXREQ bit is automatically set and the current buffer content is automatically queued for transmission as a RTR response. As with all transmit buffers, once the TXREQ bit is set, buffer registers become read-only and any writes to them will be ignored.

The following outlines the steps required to automatically handle RTR messages:

- 1. Set buffer to Transmit mode by setting the TXnEN bit to '1' in the BSEL0 register.
- 2. At least one acceptance filter must be associated with this buffer and preloaded with the expected RTR identifier.
- 3. Bit, RTREN in the BnCON register, must be set to '1'.
- 4. Buffer must be preloaded with the data to be sent as a RTR response.

Normally, user firmware will keep buffer data registers up to date. If firmware attempts to update the buffer while an automatic RTR response is in the process of transmission, all writes to buffers are ignored.

27.6 CAN Message Transmission

27.6.1 INITIATING TRANSMISSION

For the MCU to have write access to the message buffer, the TXREQ bit must be clear, indicating that the message buffer is clear of any pending message to be transmitted. At a minimum, the SIDH, SIDL and DLC registers must be loaded. If data bytes are present in the message, the Data registers must also be loaded. If the message is to use extended identifiers, the EIDH:EIDL registers must also be loaded and the EXIDE bit set.

To initiate message transmission, the TXREQ bit must be set for each buffer to be transmitted. When TXREQ is set, the TXABT, TXLARB and TXERR bits will be cleared. To successfully complete the transmission, there must be at least one node with matching baud rate on the network. Setting the TXREQ bit does not initiate a message transmission; it merely flags a message buffer as ready for transmission. Transmission will start when the device detects that the bus is available. The device will then begin transmission of the highest priority message that is ready.

When the transmission has completed successfully, the TXREQ bit will be cleared, the TXBnIF bit will be set and an interrupt will be generated if the TXBnIE bit is set.

If the message transmission fails, the TXREQ will remain set, indicating that the message is still pending for transmission and one of the following condition flags will be set. If the message started to transmit but encountered an error condition, the TXERR and the IRXIF bits will be set and an interrupt will be generated. If the message lost arbitration, the TXLARB bit will be set.

27.6.2 ABORTING TRANSMISSION

The MCU can request to abort a message by clearing the TXREQ bit associated with the corresponding message buffer (TXBnCON<3> or BnCON<3>). Setting the ABAT bit (CANCON<4>) will request an abort of all pending messages. If the message has not yet started transmission, or if the message started but is interrupted by loss of arbitration or an error, the abort will be processed. The abort is indicated when the module sets the TXABT bit for the corresponding buffer (TXBnCON<6> or BnCON<6>). If the message has started to transmit, it will attempt to transmit the current message fully. If the current message is transmitted fully and is not lost to arbitration or an error, the TXABT bit will not be set because the message was transmitted successfully. Likewise, if a message is being transmitted during an abort request and the message is lost to arbitration or an error, the message will not be retransmitted and the TXABT bit will be set, indicating that the message was successfully aborted.

Once an abort is requested by setting the ABAT or TXABT bits, it cannot be cleared to cancel the abort request. Only CAN module hardware or a POR condition can clear it.

27.6.3 TRANSMIT PRIORITY

Transmit priority is a prioritization within the PIC18F66K80 family devices of the pending transmittable messages. This is independent from, and not related to, any prioritization implicit in the message arbitration scheme built into the CAN protocol. Prior to sending the Start-of-Frame (SOF), the priority of all buffers that are queued for transmission is compared. The transmit buffer with the highest priority will be sent first. If two buffers have the same priority setting, the buffer with the highest buffer number will be sent first. There are four levels of transmit priority. If the TXP bits for a particular message buffer are set to '11', that buffer has the highest possible priority. If the TXP bits for a particular message buffer are set to '00', that buffer has the lowest possible priority.



FIGURE 27-2: TRANSMIT BUFFERS

27.7 Message Reception

27.7.1 RECEIVING A MESSAGE

Of all receive buffers, the MAB is always committed to receiving the next message from the bus. The MCU can access one buffer while the other buffer is available for message reception or holding a previously received message.

When a message is moved into either of the receive buffers, the associated RXFUL bit is set. This bit must be cleared by the MCU when it has completed processing the message in the buffer in order to allow a new message to be received into the buffer. This bit provides a positive lockout to ensure that the firmware has finished with the message before the module attempts to load a new message into the receive buffer. If the receive interrupt is enabled, an interrupt will be generated to indicate that a valid message has been received.

Once a message is loaded into any matching buffer, user firmware may determine exactly what filter caused this reception by checking the filter hit bits in the RXBnCON or BnCON registers. In Mode 0, FILHIT<2:0> of RXBnCON serve as filter hit bits. In Mode 1 and 2. FILHIT<4:0> bits of BnCON serve as filter hit bits. The same registers also indicate whether the current message is an RTR frame or not. A received message is considered a standard identifier message if the EXID/EXIDE bit in the RXBnSIDL or the BnSIDL register is cleared. Conversely, a set EXID bit indicates an extended identifier message. If the received message is a standard identifier message, user firmware needs to read the SIDL and SIDH registers. In the case of an extended identifier message, firmware should read the SIDL, SIDH, EIDL and EIDH registers. If the RXBnDLC or BnDLC register contain non-zero data count. user firmware should also read the corresponding number of data bytes by accessing the RXBnDm or the BnDm registers. When a received message is an RTR, and if the current buffer is not configured for automatic RTR handling, user firmware must take appropriate action and respond manually.

Each receive buffer contains RXM bits to set special Receive modes. In Mode 0, RXM<1:0> bits in RXBnCON define a total of four Receive modes. In Mode 1 and 2, RXM1 bit, in combination with the EXID mask and filter bit, define the same four receive modes.

Normally, these bits are set to '00' to enable reception of all valid messages as determined by the appropriate acceptance filters. In this case, the determination of whether or not to receive standard or extended messages is determined by the EXIDE bit in the acceptance filter register. In Mode 0, if the RXM bits are set to '01' or '10', the receiver will accept only messages with standard or extended identifiers, respectively. If an acceptance filter has the EXIDE bit set, such that it does not correspond with the RXM mode, that acceptance filter is rendered useless. In Mode 1 and 2, setting EXID in the SIDL Mask register will ensure that only standard or extended identifiers are received. These two modes of RXM bits can be used in systems where it is known that only standard or extended messages will be on the bus. If the RXM bits are set to '11' (RXM1 = 1 in Mode 1 and 2), the buffer will receive all messages regardless of the values of the acceptance filters. Also, if a message has an error before the end of frame, that portion of the message assembled in the MAB before the error frame will be loaded into the buffer. This mode may serve as a valuable debugging tool for a given CAN network. It should not be used in an actual system environment as the actual system will always have some bus errors and all nodes on the bus are expected to ignore them.

In Mode 1 and 2, when a programmable buffer is configured as a transmit buffer and one or more acceptance filters are associated with it, all incoming messages matching this acceptance filter criteria will be discarded. To avoid this scenario, user firmware must make sure that there are no acceptance filters associated with a buffer configured as a transmit buffer.

27.7.2 RECEIVE PRIORITY

When in Mode 0, RXB0 is the higher priority buffer and has two message acceptance filters associated with it. RXB1 is the lower priority buffer and has four acceptance filters associated with it. The lower number of acceptance filters makes the match on RXB0 more restrictive and implies a higher priority for that buffer. Additionally, the RXB0CON register can be configured such that if RXB0 contains a valid message and another valid message is received, an overflow error will not occur and the new message will be moved into RXB1 regardless of the acceptance criteria of RXB1. There are also two programmable acceptance filter masks available, one for each receive buffer (see Section 27.5 "CAN Message Buffers").

In Mode 1 and 2, there are a total of 16 acceptance filters available and each can be dynamically assigned to any of the receive buffers. A buffer with a lower number has higher priority. Given this, if an incoming message matches with two or more receive buffer acceptance criteria, the buffer with the lower number will be loaded with that message.

27.7.3 ENHANCED FIFO MODE

When configured for Mode 2, two of the dedicated receive buffers in combination with one or more programmable transmit/receive buffers, are used to create a maximum of an 8 buffers deep FIFO buffer. In this mode, there is no direct correlation between filters and receive buffer registers. Any filter that has been enabled can generate an acceptance. When a message has been accepted, it is stored in the next available receive buffer register and an internal Write Pointer is incremented. The FIFO can be a maximum of 8 buffers deep. The entire FIFO must consist of contiguous receive buffers. The FIFO head begins at RXB0 buffer and its tail spans toward B5. The maximum length of the FIFO is limited by the presence or absence of the first transmit buffer starting from B0. If a buffer is configured as a transmit buffer, the FIFO length is reduced accordingly. For instance, if B3 is configured as a transmit buffer, the actual FIFO will consist of RXB0, RXB1, B0, B1 and B2, a total of 5 buffers. If B0 is configured as a transmit buffer, the FIFO length will be 2. If none of the programmable buffers are configured as a transmit buffer, the FIFO will be 8 buffers deep. A system that requires more transmit buffers should try to locate transmit buffers at the very end of B0-B5 buffers to maximize available FIFO length.

When a message is received in FIFO mode, the interrupt flag code bits (EICODE<4:0>) in the CANSTAT register will have a value of '10000', indicating the FIFO has received a message. FIFO Pointer bits, FP<3:0> in the CANCON register, point to the buffer that contains data not yet read. The FIFO Pointer bits, in this sense, serve as the FIFO Read Pointer. The user should use the FP bits and read corresponding buffer data. When receive data is no longer needed, the RXFUL bit in the current buffer must be cleared, causing FP<3:0> to be updated by the module.

To determine whether FIFO is empty or not, the user may use the FP<3:0> bits to access the RXFUL bit in the current buffer. If RXFUL is cleared, the FIFO is considered to be empty. If it is set, the FIFO may contain one or more messages. In Mode 2, the module also provides a bit called FIFO High Water Mark (FIFOWM) in the ECANCON register. This bit can be used to cause an interrupt whenever the FIFO contains only one or four empty buffers. The FIFO high water mark interrupt can serve as an early warning to a full FIFO condition.

27.7.4 TIME-STAMPING

The CAN module can be programmed to generate a time-stamp for every message that is received. When enabled, the module generates a capture signal for CCP1, which in turn captures the value of either Timer1 or Timer3. This value can be used as the message time-stamp.

To use the time-stamp capability, the CANCAP bit (CIOCON<4>) must be set. This replaces the capture input for CCP1 with the signal generated from the CAN module. In addition, CCP1CON<3:0> must be set to '0011' to enable the CCP Special Event Trigger for CAN events.

27.8 Message Acceptance Filters and Masks

The message acceptance filters and masks are used to determine if a message in the Message Assembly Buffer should be loaded into any of the receive buffers. Once a valid message has been received into the MAB, the identifier fields of the message are compared to the filter values. If there is a match, that message will be loaded into the appropriate receive buffer. The filter masks are used to determine which bits in the identifier are examined with the filters. A truth table is shown below in Table 27-1 that indicates how each bit in the identifier is compared to the masks and filters to determine if a message should be loaded into a receive buffer. The mask essentially determines which bits to apply the acceptance filters to. If any mask bit is set to a zero, then that bit will automatically be accepted regardless of the filter bit.

TABLE 27-1:	FILTER/MASK TRUTH TABLE
-------------	-------------------------

Mask bit n	Filter bit n	Message Identifier bit n001	Accept or Reject bit n
0	х	х	Accept
1	0	0	Accept
1	0	1	Reject
1	1	0	Reject
1	1	1	Accept

Legend: x = don't care

In Mode 0, acceptance filters, RXF0 and RXF1, and filter mask, RXM0, are associated with RXB0. Filters, RXF2, RXF3, RXF4 and RXF5, and mask, RXM1, are associated with RXB1.

In Mode 1 and 2, there are an additional 10 acceptance filters, RXF6-RXF15, creating a total of 16 available filters. RXF15 can be used either as an acceptance filter or acceptance mask register. Each of these acceptance filters can be individually enabled or disabled by setting or clearing the RXFENn bit in the RXFCONn register. Any of these 16 acceptance filters can be dynamically associated with any of the receive buffers. Actual association is made by setting the appropriate bits in the RXFBCONn register. Each RXFBCONn register contains a nibble for each filter. This nibble can be used to associate a specific filter to any of available receive buffers. User firmware may associate more than one filter to any one specific receive buffer.

In addition to dynamic filter to buffer association, in Mode 1 and 2, each filter can also be dynamically associated to available Acceptance Mask registers. The FILn_m bits in the MSELn register can be used to link a specific acceptance filter to an acceptance mask register. As with filter to buffer association, one can also associate more than one mask to a specific acceptance filter.

When a filter matches and a message is loaded into the receive buffer, the filter number that enabled the message reception is loaded into the FILHIT bit(s). In Mode 0 for RXB1, the RXB1CON register contains the FILHIT<2:0> bits. They are coded as follows:

- 101 = Acceptance Filter 5 (RXF5)
- 100 = Acceptance Filter 4 (RXF4)
- 011 = Acceptance Filter 3 (RXF3)
- 010 = Acceptance Filter 2 (RXF2)
- 001 = Acceptance Filter 1 (RXF1)
- 000 = Acceptance Filter 0 (RXF0)

Note: '000' and '001' can only occur if the RXB0DBEN bit is set in the RXB0CON register, allowing RXB0 messages to rollover into RXB1. The coding of the RXB0DBEN bit enables these three bits to be used similarly to the FILHIT bits and to distinguish a hit on filter, RXF0 and RXF1, in either RXB0 or after a rollover into RXB1.

- 111 = Acceptance Filter 1 (RXF1)
- 110 = Acceptance Filter 0 (RXF0)
- 001 = Acceptance Filter 1 (RXF1)
- 000 = Acceptance Filter 0 (RXF0)

If the RXB0DBEN bit is clear, there are six codes corresponding to the six filters. If the RXB0DBEN bit is set, there are six codes corresponding to the six filters, plus two additional codes corresponding to RXF0 and RXF1 filters, that rollover into RXB1.

In Mode 1 and 2, each buffer control register contains 5 bits of filter hit bits (FILHIT<4:0>). A binary value of '0' indicates a hit from RXF0 and 15 indicates RXF15.

If more than one acceptance filter matches, the FILHIT bits will encode the binary value of the lowest numbered filter that matched. In other words, if filter RXF2 and filter RXF4 match, FILHIT will be loaded with the value for RXF2. This essentially prioritizes the acceptance filters with a lower number filter having higher priority. Messages are compared to filters in ascending order of filter number.

The mask and filter registers can only be modified when the PIC18F66K80 family devices are in Configuration mode.

FIGURE 27-3: MESSAGE ACCEPTANCE MASK AND FILTER OPERATION



© 2010-2012 Microchip Technology Inc.

27.9 Baud Rate Setting

All nodes on a given CAN bus must have the same nominal bit rate. The CAN protocol uses Non-Returnto-Zero (NRZ) coding which does not encode a clock within the data stream. Therefore, the receive clock must be recovered by the receiving nodes and synchronized to the transmitter's clock.

As oscillators and transmission time may vary from node to node, the receiver must have some type of Phase Lock Loop (PLL) synchronized to data transmission edges to synchronize and maintain the receiver clock. Since the data is NRZ coded, it is necessary to include bit stuffing to ensure that an edge occurs at least every six bit times to maintain the Digital Phase Lock Loop (DPLL) synchronization.

The bit timing of the PIC18F66K80 family is implemented using a DPLL that is configured to synchronize to the incoming data and provides the nominal timing for the transmitted data. The DPLL breaks each bit time into multiple segments made up of minimal periods of time called the *Time Quanta* (TQ).

Bus timing functions executed within the bit time frame, such as synchronization to the local oscillator, network transmission delay compensation and sample point positioning, are defined by the programmable bit timing logic of the DPLL.

All devices on the CAN bus must use the same bit rate. However, all devices are not required to have the same master oscillator clock frequency. For the different clock frequencies of the individual devices, the bit rate has to be adjusted by appropriately setting the baud rate prescaler and number of time quanta in each segment.

The "Nominal Bit Rate" is the number of bits transmitted per second, assuming an ideal transmitter with an ideal oscillator, in the absence of resynchronization. The nominal bit rate is defined to be a maximum of 1 Mb/s.

The "Nominal Bit Time" is defined as:

EQUATION 27-1: NOMINAL BIT TIME

TBIT = 1/Nominal Bit Rate

FIGURE 27-4: BIT TIME PARTITIONING

The Nominal Bit Time can be thought of as being divided into separate, non-overlapping time segments. These segments (Figure 27-4) include:

- Synchronization Segment (Sync_Seg)
- Propagation Time Segment (Prop_Seg)
- Phase Buffer Segment 1 (Phase_Seg1)
- Phase Buffer Segment 2 (Phase_Seg2)

The time segments (and thus, the Nominal Bit Time) are, in turn, made up of integer units of time called Time Quanta or TQ (see Figure 27-4). By definition, the Nominal Bit Time is programmable from a minimum of 8 TQ to a maximum of 25 TQ. Also by definition, the minimum Nominal Bit Time is 1 μ s, corresponding to a maximum 1 Mb/s rate. The actual duration is given by the following relationship:

EQUATION 27-2: NOMINAL BIT TIME DURATION

Nominal Bit Time = TQ * (Sync_Seg + Prop_Seg +	
Phase_Seg1 + Phase_Seg2)	

The Time Quantum is a fixed unit derived from the oscillator period. It is also defined by the programmable baud rate prescaler, with integer values from 1 to 64, in addition to a fixed divide-by-two for clock generation. Mathematically, this is:

EQUATION 27-3: TIME QUANTUM

TQ (
$$\mu$$
s) = (2 * (BRP + 1))/Fosc (MHz)
or
TQ (μ s) = (2 * (BRP + 1)) * Tosc (μ s)

where FOSC is the clock frequency, TOSC is the corresponding oscillator period and BRP is an integer (0 through 63) represented by the binary values of BRGCON1<5:0>. The equation above refers to the effective clock frequency used by the microcontroller. If, for example, a 10 MHz crystal in HS mode is used, then FOSC = 10 MHz and TOSC = 100 ns. If the same 10 MHz crystal is used in HS-PLL mode, then the effective frequency is FOSC = 40 MHz and TOSC = 25 ns.



27.9.1 EXTERNAL CLOCK, INTERNAL CLOCK AND MEASURABLE JITTER IN HS-PLL BASED OSCILLATORS

The microcontroller clock frequency generated from a PLL circuit is subject to a jitter, also defined as Phase Jitter or Phase Skew. For its PIC18 Enhanced micro-controllers, Microchip specifies phase jitter (P_{jitter}) as being 2% (Gaussian distribution, within 3 standard deviations, see Parameter F13 in Table 31-7) and Total Jitter ($T_{ijitter}$) as being 2 * $P_{ijitter}$.

The CAN protocol uses a bit-stuffing technique that inserts a bit of a given polarity following five bits with the opposite polarity. This gives a total of 10 bits transmitted without resynchronization (compensation for jitter or phase error).

Given the random nature of the added jitter error, it can be shown that the total error caused by the jitter tends to cancel itself over time. For a period of 10 bits, it is necessary to add only two jitter intervals to correct for jitter induced error: one interval in the beginning of the 10-bit period and another at the end. The overall effect is shown in Figure 27-5.

FIGURE 27-5: EFFECTS OF PHASE JITTER ON THE MICROCONTROLLER CLOCK AND CAN BIT TIME



Once these considerations are taken into account, it is possible to show that the relation between the jitter and the total frequency error can be defined as:

EQUATION 27-4: JITTER AND TOTAL FREQUENCY ERROR

$$\Delta f = \frac{T_{\text{jitter}}}{10 \times \text{NBT}} = \frac{2 \times P_{\text{jitter}}}{10 \times \text{NBT}}$$

where jitter is expressed in terms of time and NBT is the Nominal Bit Time.

For example, assume a CAN bit rate of 125 Kb/s, which gives an NBT of 8 μ s. For a 16 MHz clock generated from a 4x PLL, the jitter at this clock frequency is:

EQUATION 27-5: 16 MHz CLOCK FROM 4x PLL JITTER:

$2\% \times \frac{1}{16 \text{ MHz}} = \frac{0.02}{16 \times 10^6} = 1.25 \text{ ns}$		
---	--	--

and resultant frequency error is:

EQUATION 27-6: RESULTANT FREQUENCY ERROR:

$$\frac{2 \times (1.25 \times 10^{-9})}{10 \times (8 \times 10^{-6})} = 3.125 \times 10^{-5} = 0.0031\%$$

PIC18F66K80 FAMILY

Table 27-2 shows the relation between the clock generated by the PLL and the frequency error from jitter (measured jitter-induced error of 2%, Gaussian distribution, within 3 standard deviations), as a percentage of the nominal clock frequency.

This is clearly smaller than the expected drift of a crystal oscillator, typically specified at 100 ppm or 0.01%. If we add jitter to oscillator drift, we have a total frequency drift of 0.0132%. The total oscillator frequency errors for common clock frequencies and bit rates, including both drift and jitter, are shown in Table 27-3.

TABLE 27-2:	FREQUENCY ERROR FROM JITTER AT VARIOUS PLL GENERATED CLOCK SPEEDS	S
		-

PLL			Frequency Error at Various Nominal Bit Times (Bit Rates)					
Output	P _{jitter}	P _{jitter} T _{jitter}	8 μs (125 Kb/s)	4 μs (250 Kb/s)	2 μs (500 Kb/s)	1 μs (1 Mb/s)		
40 MHz	0.5 ns	1 ns	0.00125%	0.00250%	0.005%	0.01%		
24 MHz	0.83 ns	1.67 ns	0.00209%	0.00418%	0.008%	0.017%		
16 MHz	1.25 ns	2.5 ns	0.00313%	0.00625%	0.013%	0.025%		

TABLE 27-3:TOTAL FREQUENCY ERROR AT VARIOUS PLL GENERATED CLOCK SPEEDS
(100 PPM OSCILLATOR DRIFT, INCLUDING ERROR FROM JITTER)

	Freque	ency Error at Various N	lominal Bit Times (Bi	t Rates)
Nominal PLL Output	8 μs (125 Kb/s)	4 μs (250 Kb/s)	2 μs (500 Kb/s)	1 μs (1 Mb/s)
40 MHz	0.01125%	0.01250%	0.015%	0.02%
24 MHz	0.01209%	0.01418%	0.018%	0.027%
16 MHz	0.01313%	0.01625%	0.023%	0.035%

27.9.2 TIME QUANTA

As already mentioned, the Time Quanta is a fixed unit derived from the oscillator period and baud rate prescaler. Its relationship to TBIT and the Nominal Bit Rate is shown in Example 27-6.

EXAMPLE 27-6: CALCULATING TQ, NOMINAL BIT RATE AND NOMINAL BIT TIME

 $T_Q(\mu s) = (2 * (BRP + 1))/Fosc (MHz)$

TBIT $(\mu s) = TQ (\mu s) *$ number of TQ per bit interval

Nominal Bit Rate (bits/s) = 1/TBIT

This frequency (FOSC) refers to the effective frequency used. If, for example, a 10 MHz external signal is used along with a PLL, then the effective frequency will be 4 x 10 MHz which equals 40 MHz.

CASE 1:

For Fosc = 16 MHz, BRP<5:0> = 00h and Nominal Bit Time = 8 Tq:

T_Q = $(2 * 1)/16 = 0.125 \ \mu s \ (125 \ ns)$ T_{BIT} = $8 * 0.125 = 1 \ \mu s \ (10^{-6} s)$ Nominal Bit Rate = $1/10^{-6} = 10^6 \ \text{bits/s} \ (1 \ \text{Mb/s})$

CASE 2:

For Fosc = 20 MHz, BRP<5:0> = 01h and Nominal Bit Time = 8 Tq: $Tq = (2 * 2)/20 = 0.2 \ \mu s \ (200 \ ns)$ TBIT = 8 * 0.2 = 1.6 $\ \mu s \ (1.6 * 10^{-6} s)$ Nominal Bit Rate = 1/1.6 * 10⁻⁶s = 625,000 bits/s (625 Kb/s)

CASE 3:

For FOSC = 25 MHz, BRP<5:0> = 3Fh and Nominal Bit Time = 25 Tq: $Tq = (2 * 64)/25 = 5.12 \ \mu s$ TBIT = 25 * 5.12 = 128 \ \mu s (1.28 * 10⁻⁴ s) Nominal Bit Rate = 1/1.28 * 10⁻⁴ = 7813 bits/s (7.8 Kb/s)

The frequencies of the oscillators in the different nodes must be coordinated in order to provide a system wide specified Nominal Bit Time. This means that all oscillators must have a Tosc that is an integral divisor of Tq. It should also be noted that although the number of Tq is programmable from 4 to 25, the usable minimum is 8 Tq. There is no assurance that a bit time of less than 8 Tq in length will operate correctly.

27.9.3 SYNCHRONIZATION SEGMENT

This part of the bit time is used to synchronize the various CAN nodes on the bus. The edge of the input signal is expected to occur during the sync segment. The duration is 1 Tq.

27.9.4 PROPAGATION SEGMENT

This part of the bit time is used to compensate for physical delay times within the network. These delay times consist of the signal propagation time on the bus line and the internal delay time of the nodes. The length of the propagation segment can be programmed from 1 TQ to 8 TQ by setting the PRSEG<2:0> bits.

27.9.5 PHASE BUFFER SEGMENTS

The phase buffer segments are used to optimally locate the sampling point of the received bit within the Nominal Bit Time. The sampling point occurs between Phase Segment 1 and Phase Segment 2. These segments can be lengthened or shortened by the resynchronization process. The end of Phase Segment 1 determines the sampling point within a bit time. Phase Segment 1 is programmable from 1 To to 8 TQ in duration. Phase Segment 2 provides a delay before the next transmitted data transition and is also programmable from 1 TQ to 8 TQ in duration. However, due to IPT requirements, the actual minimum length of Phase Segment 2 is 2 To, or it may be defined to be equal to the greater of Phase Segment 1 or the Information Processing Time (IPT). The sampling point should be as late as possible or approximately 80% of the bit time.

27.9.6 SAMPLE POINT

The sample point is the point of time at which the bus level is read and the value of the received bit is determined. The sampling point occurs at the end of Phase Segment 1. If the bit timing is slow and contains many T_Q , it is possible to specify multiple sampling of the bus line at the sample point. The value of the received bit is determined to be the value of the majority decision of three values. The three samples are taken at the sample point and twice before, with a time of $T_Q/2$ between each sample.

27.9.7 INFORMATION PROCESSING TIME

The Information Processing Time (IPT) is the time segment starting at the sample point that is reserved for calculation of the subsequent bit level. The CAN specification defines this time to be less than or equal to 2 Tq. The PIC18F66K80 family devices define this time to be 2 Tq. Thus, Phase Segment 2 must be at least 2 Tq long.

27.10 Synchronization

To compensate for phase shifts between the oscillator frequencies of each of the nodes on the bus, each CAN controller must be able to synchronize to the relevant signal edge of the incoming signal. When an edge in the transmitted data is detected, the logic will compare the location of the edge to the expected time (Sync_Seg). The circuit will then adjust the values of Phase Segment 1 and Phase Segment 2 as necessary. There are two mechanisms used for synchronization.

27.10.1 HARD SYNCHRONIZATION

Hard synchronization is only done when there is a recessive to dominant edge during a bus Idle condition, indicating the start of a message. After hard synchronization, the bit time counters are restarted with Sync_Seg. Hard synchronization forces the edge, which has occurred to lie within the synchronization segment of the restarted bit time. Due to the rules of synchronization, if a hard synchronization occurs, there will not be a resynchronization within that bit time.

27.10.2 RESYNCHRONIZATION

As a result of resynchronization, Phase Segment 1 may be lengthened or Phase Segment 2 may be shortened. The amount of lengthening or shortening of the phase buffer segments has an upper bound given by the Synchronization Jump Width (SJW). The value of the SJW will be added to Phase Segment 1 (see Figure 27-6) or subtracted from Phase Segment 2 (see Figure 27-7). The SJW is programmable between 1 Tq and 4 Tq.

Clocking information will only be derived from recessive to dominant transitions. The property, that only a fixed maximum number of successive bits have the same value, ensures resynchronization to the bit stream during a frame. The phase error of an edge is given by the position of the edge relative to Sync_Seg, measured in Tq. The phase error is defined in magnitude of Tq as follows:

- e = 0 if the edge lies within Sync_Seg.
- e > 0 if the edge lies before the sample point.
- e < 0 if the edge lies after the sample point of the previous bit.

If the magnitude of the phase error is less than, or equal to, the programmed value of the Synchronization Jump Width, the effect of a resynchronization is the same as that of a hard synchronization.

If the magnitude of the phase error is larger than the Synchronization Jump Width and if the phase error is positive, then Phase Segment 1 is lengthened by an amount equal to the Synchronization Jump Width.

If the magnitude of the phase error is larger than the resynchronization jump width and if the phase error is negative, then Phase Segment 2 is shortened by an amount equal to the Synchronization Jump Width.

27.10.3 SYNCHRONIZATION RULES

- Only one synchronization within one bit time is allowed.
- An edge will be used for synchronization only if the value detected at the previous sample point (previously read bus value) differs from the bus value immediately after the edge.
- All other recessive to dominant edges fulfilling rules 1 and 2 will be used for resynchronization, with the exception that a node transmitting a dominant bit will not perform a resynchronization as a result of a recessive to dominant edge with a positive phase error.



FIGURE 27-6: LENGTHENING A BIT PERIOD (ADDING SJW TO PHASE SEGMENT 1)





27.11 Programming Time Segments

Some requirements for programming of the time segments:

- Prop_Seg + Phase_Seg 1 ≥ Phase_Seg 2
- Phase_Seg $2 \ge$ Sync Jump Width.

For example, assume that a 125 kHz CAN baud rate is desired, using 20 MHz for Fosc. With a Tosc of 50 ns, a baud rate prescaler value of 04h gives a Tq of 500 ns. To obtain a Nominal Bit Rate of 125 kHz, the Nominal Bit Time must be 8 μ s or 16 Tq.

Using 1 Tq for the Sync_Seg, 2 Tq for the Prop_Seg and 7 Tq for Phase Segment 1 would place the sample point at 10 Tq after the transition. This leaves 6 Tq for Phase Segment 2. By the rules above, the Sync Jump Width could be the maximum of 4 To. However, normally a large SJW is only necessary when the clock generation of the different nodes is inaccurate or unstable, such as using ceramic resonators. Typically, an SJW of 1 is enough.

27.12 Oscillator Tolerance

As a rule of thumb, the bit timing requirements allow ceramic resonators to be used in applications with transmission rates of up to 125 Kbit/sec. For the full bus speed range of the CAN protocol, a quartz oscillator is required. Refer to ISO11898-1 for oscillator tolerance requirements.

27.13 Bit Timing Configuration Registers

The Baud Rate Control registers (BRGCON1, BRGCON2, BRGCON3) control the bit timing for the CAN bus interface. These registers can only be modified when the PIC18F66K80 family devices are in Configuration mode.

27.13.1 BRGCON1

The BRP bits control the baud rate prescaler. The SJW<1:0> bits select the synchronization jump width in terms of multiples of TQ.

27.13.2 BRGCON2

The PRSEG bits set the length of the propagation segment in terms of Tq. The SEG1PH bits set the length of Phase Segment 1 in To. The SAM bit controls how many times the RXCAN pin is sampled. Setting this bit to a '1' causes the bus to be sampled three times: twice at TQ/2 before the sample point and once at the normal sample point (which is at the end of Phase Segment 1). The value of the bus is determined to be the value read during at least two of the samples. If the SAM bit is set to a '0', then the RXCAN pin is sampled only once at the sample point. The SEG2PHTS bit controls how the length of Phase Segment 2 is determined. If this bit is set to a '1', then the length of Phase Segment 2 is determined by the SEG2PH bits of BRGCON3. If the SEG2PHTS bit is set to a '0', then the length of Phase Segment 2 is the greater of Phase Segment 1 and the information processing time (which is fixed at 2 TQ for the PIC18F66K80 family).

27.13.3 BRGCON3

The PHSEG2<2:0> bits set the length (in TQ) of Phase Segment 2 if the SEG2PHTS bit is set to a '1'. If the SEG2PHTS bit is set to a '0', then the PHSEG2<2:0> bits have no effect.

27.14 Error Detection

The CAN protocol provides sophisticated error detection mechanisms. The following errors can be detected.

27.14.1 CRC ERROR

With the Cyclic Redundancy Check (CRC), the transmitter calculates special check bits for the bit sequence, from the start of a frame until the end of the data field. This CRC sequence is transmitted in the CRC field. The receiving node also calculates the CRC sequence using the same formula and performs a comparison to the received sequence. If a mismatch is detected, a CRC error has occurred and an error frame is generated. The message is repeated.

27.14.2 ACKNOWLEDGE ERROR

In the Acknowledge field of a message, the transmitter checks if the Acknowledge slot (which was sent out as a recessive bit) contains a dominant bit. If not, no other node has received the frame correctly. An Acknowledge error has occurred, an error frame is generated and the message will have to be repeated.

27.14.3 FORM ERROR

If a node detects a dominant bit in one of the four segments, including End-of-Frame (EOF), interframe space, Acknowledge delimiter or CRC delimiter, then a form error has occurred and an error frame is generated. The message is repeated.

27.14.4 BIT ERROR

A bit error occurs if a transmitter sends a dominant bit and detects a recessive bit, or if it sends a recessive bit and detects a dominant bit, when monitoring the actual bus level and comparing it to the just transmitted bit. In the case where the transmitter sends a recessive bit and a dominant bit is detected during the arbitration field and the Acknowledge slot, no bit error is generated because normal arbitration is occurring.

27.14.5 STUFF BIT ERROR

If, between the Start-of-Frame (SOF) and the CRC delimiter, six consecutive bits with the same polarity are detected, the bit stuffing rule has been violated. A stuff bit error occurs and an error frame is generated. The message is repeated.

27.14.6 ERROR STATES

Detected errors are made public to all other nodes via error frames. The transmission of the erroneous message is aborted and the frame is repeated as soon as possible. Furthermore, each CAN node is in one of the three error states; "error-active", "error-passive" or "bus-off", according to the value of the internal error counters. The error-active state is the usual state where the bus node can transmit messages and activate error frames (made of dominant bits) without any restrictions. In the error-passive state, messages and passive error frames (made of recessive bits) may be transmitted. The bus-off state makes it temporarily impossible for the node to participate in the bus communication. During this state, messages can neither be received nor transmitted.

27.14.7 ERROR MODES AND ERROR COUNTERS

The PIC18F66K80 family devices contain two error counters: the Receive Error Counter (RXERRCNT) and the Transmit Error Counter (TXERRCNT). The values of both counters can be read by the MCU. These counters are incremented or decremented in accordance with the CAN bus specification.

The PIC18F66K80 family devices are error-active if both error counters are below the error-passive limit of 128. They are error-passive if at least one of the error counters equals or exceeds 128. They go to bus-off if the transmit error counter equals or exceeds the busoff limit of 256. The devices remain in this state until the bus-off recovery sequence is finished. The bus-off recovery sequence consists of 128 occurrences of 11 consecutive recessive bits (see Figure 27-8). Note that the CAN module, after going bus-off, will recover back to error-active without any intervention by the MCU if the bus remains Idle for 128 x 11 bit times. If this is not desired, the error Interrupt Service Routine should address this. The current Error mode of the CAN module can be read by the MCU via the COMSTAT register.

Additionally, there is an Error State Warning flag bit, EWARN, which is set if at least one of the error counters equals or exceeds the error warning limit of 96. EWARN is reset if both error counters are less than the error warning limit.

FIGURE 27-8: ERROR MODES STATE DIAGRAM



27.15 CAN Interrupts

The module has several sources of interrupts. Each of these interrupts can be individually enabled or disabled. The PIR5 register contains interrupt flags. The PIE5 register contains the enables for the 8 main interrupts. A special set of read-only bits in the CANSTAT register, the ICODE bits, can be used in combination with a jump table for efficient handling of interrupts.

All interrupts have one source, with the exception of the error interrupt and buffer interrupts in Mode 1 and 2. Any of the error interrupt sources can set the error interrupt flag. The source of the error interrupt can be determined by reading the Communication Status register, COMSTAT. In Mode 1 and 2, there are two interrupt enable/disable and flag bits – one for all transmit buffers and the other for all receive buffers.

The interrupts can be broken up into two categories: receive and transmit interrupts.

The receive related interrupts are:

- Receive Interrupts
- Wake-up Interrupt
- Receiver Overrun Interrupt
- Receiver Warning Interrupt
- Receiver Error-Passive Interrupt

The transmit related interrupts are:

- Transmit Interrupts
- Transmitter Warning Interrupt
- Transmitter Error-Passive Interrupt
- Bus-Off Interrupt

27.15.1 INTERRUPT CODE BITS

To simplify the interrupt handling process in user firmware, the ECAN module encodes a special set of bits. In Mode 0, these bits are ICODE<3:1> in the CANSTAT register. In Mode 1 and 2, these bits are EICODE<4:0> in the CANSTAT register. Interrupts are internally prioritized such that the higher priority interrupts are assigned lower values. Once the highest priority interrupt condition has been cleared, the code for the next highest priority interrupt that is pending (if any) will be reflected by the ICODE bits (see Table 27-4). Note that only those interrupt sources that have their associated interrupt enable bit set will be reflected in the ICODE bits.

In Mode 2, when a receive message interrupt occurs, the EICODE bits will always consist of '10000'. User firmware may use FIFO Pointer bits to actually access the next available buffer.

27.15.2 TRANSMIT INTERRUPT

When the transmit interrupt is enabled, an interrupt will be generated when the associated transmit buffer becomes empty and is ready to be loaded with a new message. In Mode 0, there are separate interrupt enable/ disable and flag bits for each of the three dedicated transmit buffers. The TXBnIF bit will be set to indicate the source of the interrupt. The interrupt is cleared by the MCU, resetting the TXBnIF bit to a '0'. In Mode 1 and 2, all transmit buffers share one interrupt enable/disable bit and one flag bit. In Mode 1 and 2, TXBnIE in PIE5 and TXBnIF in PIR5 indicate when a transmit buffer has completed transmission of its message. TXBnIF, TXBnIE and TXBnIP in PIR5, PIE5 and IPR5, respectively, are not used in Mode 1 and 2. Individual transmit buffer interrupts can be enabled or disabled by setting or clearing TXBnIE and B0IE register bits. When a shared interrupt occurs, user firmware must poll the TXREQ bit of all transmit buffers to detect the source of interrupt.

27.15.3 RECEIVE INTERRUPT

When the receive interrupt is enabled, an interrupt will be generated when a message has been successfully received and loaded into the associated receive buffer. This interrupt is activated immediately after receiving the End-of-Frame (EOF) field.

In Mode 0, the RXBnIF bit is set to indicate the source of the interrupt. The interrupt is cleared by the MCU, resetting the RXBnIF bit to a '0'.

In Mode 1 and 2, all receive buffers share RXBnIE, RXBnIF and RXBnIP in PIE5, PIR5 and IPR5, respectively. Bits, RXBnIE, RXBnIF and RXBnIP, are not used. Individual receive buffer interrupts can be controlled by the TXBnIE and BIE0 registers. In Mode 1, when a shared receive interrupt occurs, user firmware must poll the RXFUL bit of each receive buffer to detect the source of interrupt. In Mode 2, a receive interrupt indicates that the new message is loaded into FIFO. FIFO can be read by using FIFO Pointer bits, FP.

TABLE 27-4: VALUES FOR ICODE<2:0>

ICODE <2:0>	Interrupt	Boolean Expression
000	None	ERR•WAK•TX0•TX1•TX2•RX0•RX1
001	Error	ERR
010	TXB2	ERR•TX0•TX1•TX2
011	TXB1	ERR•TX0•TX1
100	TXB0	ERR•TX0
101	RXB1	ERR•TX0•TX1•TX2•RX0•RX1
110	RXB0	ERR•TX0•TX1•TX2•RX0
111	Wake on Interrupt	ERR•TX0•TX1•TX2•RX0•RX1•WAK

Legend:

ERR = ERRIF * ERRIERX0 = RXB0IF * RXB0IETX0 = TXB0IF * TXB0IERX1 = RXB1IF * RXB1IETX1 = TXB1IF * TXB1IEWAK = WAKIF * WAKIETX2 = TXB2IF * TXB2IEVAK = WAKIF * WAKIE

27.15.4 MESSAGE ERROR INTERRUPT

When an error occurs during transmission or reception of a message, the message error flag, IRXIF, will be set and if the IRXIE bit is set, an interrupt will be generated. This is intended to be used to facilitate baud rate determination when used in conjunction with Listen Only mode.

27.15.5 BUS ACTIVITY WAKE-UP INTERRUPT

When the PIC18F66K80 family devices are in Sleep mode and the bus activity wake-up interrupt is enabled, an interrupt will be generated and the WAKIF bit will be set when activity is detected on the CAN bus. This interrupt causes the PIC18F66K80 family devices to exit Sleep mode. The interrupt is reset by the MCU, clearing the WAKIF bit.

27.15.6 ERROR INTERRUPT

When the CAN module error interrupt (ERRIE in PIE5) is enabled, an interrupt is generated if an overflow condition occurs, or if the error state of the transmitter or receiver has changed. The error flags in COMSTAT will indicate one of the following conditions.

27.15.6.1 Receiver Overflow

An overflow condition occurs when the MAB has assembled a valid received message (the message meets the criteria of the acceptance filters) and the receive buffer associated with the filter is not available for loading of a new message. The associated RXBnOVFL bit in the COMSTAT register will be set to indicate the overflow condition. This bit must be cleared by the MCU.

27.15.6.2 Receiver Warning

The receive error counter has reached the MCU warning limit of 96.

27.15.6.3 Transmitter Warning

The transmit error counter has reached the MCU warning limit of 96.

27.15.6.4 Receiver Bus Passive

This will occur when the device has gone to the errorpassive state because the receive error counter is greater or equal to 128.

27.15.6.5 Transmitter Bus Passive

This will occur when the device has gone to the errorpassive state because the transmit error counter is greater or equal to 128.

27.15.6.6 Bus-Off

The transmit error counter has exceeded 255 and the device has gone to bus-off state.

PIC18F66K80 FAMILY

NOTES:

28.0 SPECIAL FEATURES OF THE CPU

The PIC18F66K80 family of devices includes several features intended to maximize reliability and minimize cost through elimination of external components. These include:

- Oscillator Selection
- Resets:
 - Power-on Reset (POR)
 - Power-up Timer (PWRT)
 - Oscillator Start-up Timer (OST)
- Brown-out Reset (BOR)
- Interrupts
- · Watchdog Timer (WDT) and On-Chip Regulator
- Fail-Safe Clock Monitor
- Two-Speed Start-up
- Code Protection
- ID Locations
- In-Circuit Serial Programming™

The oscillator can be configured for the application depending on frequency, power, accuracy and cost. All of the options are discussed in detail in **Section 3.0 "Oscillator Configurations"**.

A complete discussion of device Resets and interrupts is available in previous sections of this data sheet.

In addition to their Power-up and Oscillator Start-up Timers provided for Resets, the PIC18F66K80 family of devices has a Watchdog Timer, which is either permanently enabled via the Configuration bits or software controlled (if configured as disabled).

The inclusion of an internal RC oscillator (LF-INTOSC) also provides the additional benefits of a Fail-Safe Clock Monitor (FSCM) and Two-Speed Start-up. FSCM provides for background monitoring of the peripheral clock and automatic switchover in the event of its failure. Two-Speed Start-up enables code to be executed almost immediately on start-up, while the primary clock source completes its start-up delays.

All of these features are enabled and configured by setting the appropriate Configuration register bits.

28.1 Configuration Bits

The Configuration bits can be programmed (read as '0') or left unprogrammed (read as '1') to select various device configurations. These bits are mapped starting at program memory location, 300000h.

The user will note that address, 300000h, is beyond the user program memory space. In fact, it belongs to the configuration memory space (300000h-3FFFFh), which can only be accessed using table reads and table writes.

Software programming the Configuration registers is done in a manner similar to programming the Flash memory. The WR bit in the EECON1 register starts a self-timed write to the Configuration register. In normal operation mode, a TBLWT instruction with the TBLPTR pointing to the Configuration register sets up the address and the data for the Configuration register write. Setting the WR bit starts a long write to the Configuration register. The Configuration registers are written a byte at a time. To write or erase a configuration cell, a TBLWT instruction can write a '1' or a '0' into the cell. For additional details on Flash programming, refer to Section 7.5 "Writing to Flash Program Memory".

File	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Default/ Unprogrammed Value
300000h	CONFIG1L	_	XINST	_	SOSCSEL1	SOSCSEL0	INTOSCSEL	_	RETEN	-1-1 11-1
300001h	CONFIG1H	IESO	FCMEN	_	PLLCFG	FOSC3	FOSC2	FOSC1	FOSC0	00-0 1000
300002h	CONFIG2L	_	BORPWR1	BORWPR0	BORV1	BORV0	BOREN1	BOREN0	PWRTEN	-111 1111
300003h	CONFIG2H	_	WDTPS4	WDTPS3	WDTPS2	WDTPS1	WDTPS0	WDTEN1	WDTEN0	-111 1111
300005h	CONFIG3H	MCLRE	_	_	_	MSSPMSK	T3CKMX ^(1,3)	T0CKMX ⁽¹⁾	CANMX	1 lqql
300006h	CONFIG4L	DEBUG	—	_	BBSIZ0	_	_	_	STVREN	111
300008h	CONFIG5L	_	_	_	_	CP3	CP2	CP1	CP0	1111
300009h	CONFIG5H	CPD	CPB			—		_	—	11
30000Ah	CONFIG6L		_			WRT3	WRT2	WRT1	WRT0	1111
30000Bh	CONFIG6H	WRTD	WRTB	WRTC		_			_	111
30000Ch	CONFIG7L					EBTR3	EBTR2	EBTR1	EBTR0	1111
30000Dh	CONFIG7H		EBTRB	_	_	_	_		_	-1
3FFFFEh	DEVID1 ⁽²⁾	DEV2	DEV1	DEV0	REV4	REV3	REV2	REV1	REV0	XXXX XXXX
3FFFFFh	DEVID2 ⁽²⁾	DEV10	DEV9	DEV8	DEV7	DEV6	DEV5	DEV4	DEV3	XXXX XXXX

TABLE 28-1: CONFIGURATION BITS AND DEVICE IDs

Legend: x = unknown, u = unchanged, - = unimplemented, q = value depends on condition. Shaded cells are unimplemented, read as '0'.

Note 1: Implemented only on the 64-pin devices (PIC18F6XK80).

2: See Register 28-13 for DEVID1 values. DEVID registers are read-only and cannot be programmed by the user.

3: Maintain as '0' on 28-pin, 40-pin and 44-pin devices.

REGISTER 28-1: CONFIG1L: CONFIGURATION REGISTER 1 LOW (BYTE ADDRESS 300000h)

U-0	R/P-1	U-0	R/P-1	R/P-1	R/P-1	U-0	R/P-1
—	XINST	—	SOSCSEL1	SOSCSEL0	INTOSCSEL	_	RETEN
bit 7							bit 0

Legend:	P = Programmable bit		
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7	Unimplemented: Read as '0'					
bit 6	XINST: Extended Instruction Set Enable bit					
	 1 = Instruction set extension and Indexed Addressing mode are enabled 0 = Instruction set extension and Indexed Addressing mode are disabled (Legacy mode) 					
bit 5	Unimplemented: Read as '0'					
bit 4-3	SOSCSEL<1:0>: SOSC Power Selection and Mode Configuration bits					
	 11 = High-power SOSC circuit is selected 10 = Digital (SCLKI) mode; I/O port functionality of RC0 and RC1 is enabled 01 = Low-power SOSC circuit is selected 00 = Reserved 					
bit 2	INTOSCSEL: LF-INTOSC Low-power Enable bit					
	1 = LF-INTOSC in High-Power mode during Sleep 0 = LF-INTOSC in Low-Power mode during Sleep					
bit 1	Unimplemented: Read as '0'					
bit 0	RETEN: VREG Sleep Enable bit					
	1 = Ultra low-power regulator is disabled. Regulator power in Sleep mode is controlled by REGSLP (WDTCON<7>).					

 0 = Ultra low-power regulator is enabled. Regulator power in Sleep mode is controlled by SRETEN (WDTCON<4>).

PIC18F66K80 FAMILY

R/P-0	R/P-0	U-0	U-0	R/P-1	R/P-0	R/P-0	R/P-0	
IESO	FCMEN	—	PLLCFG ⁽¹⁾	FOSC3 ⁽²⁾	FOSC2 ⁽²⁾	FOSC1 ⁽²⁾	FOSC0 ⁽²⁾	
bit 7	·						bit	
Legend:		P = Progran	nmable bit					
R = Readal	ble bit	W = Writable	e bit	U = Unimpler	mented bit, read	d as '0'		
-n = Value a	at POR	'1' = Bit is se	et	'0' = Bit is cle	ared	x = Bit is unkr	nown	
bit 7			cillator Switchov	ver bit				
		ed Start-up is ed Start-up is						
bit 6	FCMEN: Fail-Safe Clock Monitor Enable bit 1 = Fail-Safe Clock Monitor is enabled 0 = Fail-Safe Clock Monitor is disabled							
bit 5	Unimplemer	nted: Read as	'0'					
bit 4	PLLCFG: 4X	X PLL Enable bit ⁽¹⁾						
		r is multiplied l r is used direc	•					
bit 3-0	FOSC<3:0>:	FOSC<3:0>: Oscillator Selection bits ⁽²⁾						
	1100 = EC1 1011 = EC2 1010 = EC2 0101 = EC3 0100 = EC3 0011 = HS1 0010 = HS2 0001 = XT c 0000 = LP c 0111 = RC,	IO, EC oscilla c, EC oscillator IO, EC oscillator IO, EC oscillator IO, EC oscillator IO, EC oscillator , HS oscillator oscillator oscillator external RC c		IT function on er, 160 kHz-10 IT function on I6 MHz-64 MH IT function on er, 4 MHz-16 I I6 MHz-25 MH	6 MHz) RA6 (medium Iz) RA6 (high pow MHz) Iz)	power, 160 kH	z-16 MHz)	
	1000 = INTI	O2, internal R	Coscillator with Coscillator Coscillator with					
	Not valid for the IN			hit (OSCTUN	F<6>) Other P	II modes can l	he enabled b	

REGISTER 28-2: CONFIG1H: CONFIGURATION REGISTER 1 HIGH (BYTE ADDRESS 300001h)

2: INTIO + PLL can be enabled only by the PLLEN bit (OSCTUNE<6>). Other PLL modes can be enabled by either the PLLEN bit or the PLLCFG (CONFIG1H<4>) bit.

REGISTER 28-3: CONFIG2L: CONFIGURATION REGISTER 2 LOW (BYTE ADDRESS 300002h)

U-0	R/P-1	R/P-1	R/P-1	R/P-1	R/P-1	R/P-1	R/P-1
_	BORPWR1 ⁽¹⁾	BORPWR0 ⁽¹⁾	BORV1 ⁽¹⁾	BORV0 ⁽¹⁾	BOREN1 ⁽²⁾	BOREN0 ⁽²⁾	PWRTEN ⁽²⁾
bit 7							bit 0

Legend:	P = Programmable bit		
R = Readable bit	W = Writable bit	U = Unimplemented bit, rea	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7	Unimplemented: Read as '0'
bit 6-5	BORPWR<1:0>: BORMV Power-Level bits ⁽¹⁾
	11 = ZPBORVMV instead of BORMV is selected
	10 = BORMV is set to a high-power level
	01 = BORMV is set to a medium power level 00 = BORMV is set to a low-power level
bit 4-3	BORV<1:0>: Brown-out Reset Voltage bits ⁽¹⁾
DIL 4-3	ő
	11 = BvDD is set to 1.8V 10 = BvDD is set to 2.0V
	01 = BVDD is set to 2.7V
	00 = BVDD is set to 3.0V
bit 2-1	BOREN<1:0>: Brown-out Reset Enable bits ⁽²⁾
	11 = Brown-out Reset is enabled in hardware only (SBOREN is disabled)
	10 = Brown-out Reset is enabled in hardware only and disabled in Sleep mode (SBOREN is disabled)
	01 = Brown-out Reset is enabled and controlled by software (SBOREN is enabled)
	00 = Brown-out Reset is disabled in hardware and software
bit 0	PWRTEN: Power-up Timer Enable bit ⁽²⁾
	1 = PWRT disabled
	0 = PWRT enabled
Note 1:	For the specifications, see Section 31.1 "DC Characteristics: Supply Voltage PIC18F66K80 Family (Industrial/Extended)".

2: The Power-up Timer is decoupled from Brown-out Reset, allowing these features to be independently controlled.

PIC18F66K80 FAMILY

U-0	R/P-1	R/P-1	R/P-1	R/P-1	R/P-1	R/P-1	R/P-1	
_	WDTPS4	WDTPS3	WDTPS2	WDTPS1	WDTPS0	WDTEN1	WDTEN0	
bit 7							bit (
Legend:		P = Programr	nable bit					
R = Readab	ole bit	W = Writable		U = Unimpler	mented bit, read	d as '0'		
-n = Value a		'1' = Bit is set		'0' = Bit is cle		x = Bit is unki	nown	
bit 7	Unimplemer	nted: Read as '	0'					
bit 6-2	WDTPS<4:0	>: Watchdog Ti	mer Postscale	e Select bits				
	11111 = Res	served						
		048,576 (4,194						
		24,288 (2,097.1						
		52,144 (1,048.5 31,072 (524.28	,					
		5,536 (262.144)						
		768 (131.072s)						
		6,384 (65.536s)						
	01101 = 1:8,	192 (32.768s)						
		096 (16.384s)						
	01011 = 1 : 2 ,							
	01010 = 1:1, 01001 = 1:5	. ,						
	01000 = 1:25	· · ·						
	00111 = 1:12	. ,						
	00110 = 1:6 4	4 (256 ms)						
	00101 = 1:32							
	00100 = 1:16							
	00011 = 1:8							
	00010 = 1:4 00001 = 1:2	· /						
	000001 = 1.2 000000 = 1.1	· /						
bit 1-0		 Watchdog Ti 	imer Enable bi	ts				
		enabled in har			led			
		controlled by th						
	01 = WDT is	enabled only w			d is disabled in	Sleep mode; S	SWDTEN bit	
	disabled	3						

REGISTER 28-4: CONFIG2H: CONFIGURATION REGISTER 2 HIGH (BYTE ADDRESS 300003h)

REGISTER 28-5: CONFIG3H: CONFIGURATION REGISTER 3 HIGH (BYTE ADDRESS 300005h)

R/P-1	U-0	U-0	U-0	R/P-1	R/P-1	R/P-1	R/P-1
MCLRE	—	—	—	MSSPMSK	Т3СКМХ ⁽¹⁾	T0CKMX ⁽¹⁾	CANMX
bit 7 bit 0							

Legend:	P = Programmable bit		
R = Readable bit	W = Writable bit	U = Unimplemented bit	t, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7	MCLRE: MCLR Pin Enable bit
	 1 = MCLR pin is enabled; RE3 input pin is disabled 0 = RE3 input pin is enabled; MCLR is disabled
bit 6-4	Unimplemented: Read as '0'
bit 3	MSSPMSK: MSSP V3 7-Bit Address Masking Mode Enable bit
	 1 = 7-Bit Address Masking mode is enabled 0 = 5-Bit Address Masking mode is enabled
bit 2	T3CKMX: Timer3 Clock Input MUX bit ⁽¹⁾
	 1 = Timer3 gets its clock input from the RG2/T3CKI pin on 64-pin packages 0 = Timer3 gets its clock input from the RB5/T3CKI pin on 64-pin packages
bit 1	TOCKMX: Timer0 Clock Input MUX bit ⁽¹⁾
	 1 = Timer0 gets its clock input from the RB5/T0CKI pin on 64-pin packages 0 = Timer0 gets its clock input from the RG4/T0CKI pin on 64-pin packages
bit 0	CANMX: ECAN MUX bit
	 1 = CANTX and CANRX pins are located on RB2 and RB3, respectively 0 = CANTX and CANRX pins are located on RC6 and RC7, respectively (28-pin and 40/44-pin packages) or on RE4 and RE5, respectively (64-pin package)

Note 1: These bits are implemented only on the 64-pin devices (PIC18F6XK80); maintain as '0' on 28-pin, 40-pin and 44-pin devices.

PIC18F66K80 FAMILY

R/P-1	U-0	U-0	R/P-0	U-0	U-0	U-0	R/P-1
DEBUG	_	_	BBSIZ0	—	—	—	STVREN
bit 7							bit 0
Legend:		P = Programm	nable bit				
R = Readable	e bit	W = Writable	bit	U = Unimpler	mented bit, read	as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 7	1 = Backgrou 0 = Backgrou	nd debugger is	disabled, RB enabled, RB	6 and RB7 are	e configured as g dedicated to In-		e I/O pins
bit 6-5	Unimplemen	ted: Read as '	2'				
bit 4	BBSIZ0: Boot Block Size Select bit 1 = 2 kW boot block size 0 = 1 kW boot block size						
bit 3-1	Unimplemented: Read as '0'						
bit 0	STVREN: Sta	ck Full/Underfl	ow Reset Ena	able bit			
	 1 = Stack full/underflow will cause a Reset 0 = Stack full/underflow will not cause a Reset 						

REGISTER 28-6: CONFIG4L: CONFIGURATION REGISTER 4 LOW (BYTE ADDRESS 300006h)

REGISTER 28-7: CONFIG5L: CONFIGURATION REGISTER 5 LOW (BYTE ADDRESS 300008h)

U-0	U-0	U-0	U-0	R/C-1	R/C-1	R/C-1	R/C-1
—	_	—	_	CP3	CP2	CP1	CP0
bit 7 bit 0							

Legend:	C = Clearable bit		
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-4	Unimplemented: Read as '0'
bit 3	CP3: Code Protection bit
	 1 = Block 3 is not code-protected⁽¹⁾ 0 = Block 3 is code-protected⁽¹⁾
bit 2	CP2: Code Protection bit
	 1 = Block 2 is not code-protected⁽¹⁾ 0 = Block 2 is code-protected⁽¹⁾
bit 1	CP1: Code Protection bit
	1 = Block 1 is not code-protected ⁽¹⁾ 0 = Block 1 is code-protected ⁽¹⁾
bit 0	CP0: Code Protection bit
	 1 = Block 0 is not code-protected⁽¹⁾ 0 = Block 0, is code-protected⁽¹⁾

Note 1: For the memory size of the blocks, see Figure 28-6.

PIC18F66K80 FAMILY

R/C-1	R/C-1	U-0	U-0	U-0	U-0	U-0	U-0
CPD	CPB	_	_	_	—		_
bit 7	÷						bit 0
Legend: C = Clearable bit							
R = Readab	R = Readable bit W = Writable bit		U = Unimplemented bit, read as '0'				
-n = Value at POR '1' = Bit is set			'0' = Bit is cleared x = Bit is unknown			nown	
bit 7	CPD: Data E	EPROM Code	Protection bit				
	1 = Data EEPROM is not code-protected						
	0 = Data EE F	PROM is code-p	protected				
bit 6	CPB: Boot Block Code Protection bit						
	1 = Boot block is not code-protected ⁽¹⁾						
	0 = Boot bloc	k is code-prote	cted ⁽¹⁾				
bit 5-0	Unimplemented: Read as '0'						

REGISTER 28-8: CONFIG5H: CONFIGURATION REGISTER 5 HIGH (BYTE ADDRESS 300009h)

Note 1: For the memory size of the blocks, see Figure 28-6. The boot block size changes with BBSIZ0.

REGISTER 28-9: CONFIG6L: CONFIGURATION REGISTER 6 LOW (BYTE ADDRESS 30000Ah)

U-0	U-0	U-0	U-0	R/C-1	R/C-1	R/C-1	R/C-1
—	—	_	—	WRT3	WRT2	WRT1	WRT0
bit 7 bit 0							

Legend:	C = Clearable bit		
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-4	Unimplemented: Read as '0'
bit 3	WRT3: Write Protection bit
	 1 = Block 3 is not write-protected⁽¹⁾ 0 = Block 3 is write-protected⁽¹⁾
bit 2	WRT2: Write Protection bit
	 1 = Block 2 is not write-protected⁽¹⁾ 0 = Block 2 is write-protected⁽¹⁾
bit 1	WRT1: Write Protection bit
	1 = Block 1 is not write-protected ⁽¹⁾ 0 = Block 1 is write-protected ⁽¹⁾
bit 0	WRT0: Write Protection bit
	 1 = Block 0 is not write-protected⁽¹⁾ 0 = Block 0 is write-protected⁽¹⁾

Note 1: For the memory size of the blocks, see Figure 28-6.

PIC18F66K80 FAMILY

R/C-1	R/C-1	R-1	U-0	U-0	U-0	U-0	U-0		
WRTD	WRTB	WRTC ⁽¹⁾	—	—	—	—	—		
bit 7							bit 0		
Legend: C = Clear		C = Clearable	arable bit						
R = Readable bit		W = Writable bit U = Unimplemented bit, read as '0'							
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown			
bit 7	WRTD: Data	EEPROM Write	e Protection b	it					
	1 = Data EEPROM is not write-protected								
	0 = Data EEPROM is write-protected								
bit 6	WRTB: Boot Block Write Protection bit								
	1 = Boot block is not write-protected ⁽²⁾								
	0 = Boot block is write-protected ⁽²⁾								
bit 5	WRTC: Configuration Register Write Protection bit ⁽¹⁾								
	1 = Configuration registers are not write-protected ⁽²⁾								
0 = Configuration registers are write-protected ⁽²⁾									

REGISTER 28-10: CONFIG6H: CONFIGURATION REGISTER 6 HIGH (BYTE ADDRESS 30000Bh)

bit 4-0 Unimplemented: Read as '0'

Note 1: This bit is read-only in normal execution mode; it can be written only in Program mode.

2: For the memory size of the blocks, see Figure 28-6.
REGISTER 28-11: CONFIG7L: CONFIGURATION REGISTER 7 LOW (BYTE ADDRESS 30000Ch)

U-0	U-0	U-0	U-0	R/C-1	R/C-1	R/C-1	R/C-1
—	—			EBTR3	EBTR2	EBTR1	EBTR0
bit 7							bit 0

Legend:	C = Clearable bit				
R = Readable bit	W = Writable bit	U = Unimplemented bit	U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

bit 7-4	Unimplemented: Read as '0'
bit 3	EBTR3: Table Read Protection bit
	 1 = Block 3 is not protected from table reads executed in other blocks⁽¹⁾ 0 = Block 3 is protected from table reads executed in other blocks⁽¹⁾
bit 2	EBTR2: Table Read Protection bit
	 1 = Block 2 is not protected from table reads executed in other blocks⁽¹⁾ 0 = Block 2 is protected from table reads executed in other blocks⁽¹⁾
bit 1	EBTR1: Table Read Protection bit
	 1 = Block 1 is not protected from table reads executed in other blocks⁽¹⁾ 0 = Block 1 is protected from table reads executed in other blocks⁽¹⁾
bit 0	EBTR0: Table Read Protection bit
	 1 = Block 0 is not protected from table reads executed in other blocks⁽¹⁾ 0 = Block 0 is protected from table reads executed in other blocks⁽¹⁾

Note 1: For the memory size of the blocks, see Figure 28-6.

REGISTER 28-12: CONFIG7H: CONFIGURATION REGISTER 7 HIGH (BYTE ADDRESS 30000Dh)

U-0	R/C-1	U-0	U-0	U-0	U-0	U-0	U-0
—	EBTRB	—	_	—	—	—	—
bit 7							bit 0
Legend:		C = Clearable	bit				
R = Readable	bit W = Writable bit U = Unimplemented bit, read as '0'						
-n = Value at POR '1' = Bit is set			'0' = Bit is cleared x = Bit is unknown			own	

bit 7 Unimplemented: Read as '0'

bit 6	EBTRB: Boot Block Table Read Protection bit				
	1 = Boot block is not protected from table reads executed in				

1 = Boot block is not protected from table reads executed in other blocks⁽¹⁾
 0 = Boot block is protected from table reads executed in other blocks⁽¹⁾

bit 5-0 **Unimplemented:** Read as '0'

Note 1: For the memory size of the blocks, see Figure 28-6.

REGISTER 28-13: DEVID1: DEVICE ID REGISTER 1 FOR THE PIC18F66K80 FAMILY

R	R	R	R	R	R	R	R
DEV2	DEV1	DEV0	REV4	REV3	REV2	REV1	REV0
bit 7							bit 0

Legend:				
R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'				
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 7-5	DEV<2:0>: Device ID bits
	These bits are used with the DEV<10:3> bits in the Device ID Register 2 to identify the part number: 000 = PIC18F46K80, PIC18LF26K80
	000 = PIC18F26K80, PIC18LF65K80 001 = PIC18F26K80, PIC18LF65K80
	010 = PIC18F65K80, PIC18LF45K80
	011 = PIC18F45K80, PIC18LF25K80
	100 = PIC18F25K80
	110 = PIC18LF66K80
	111 = PIC18F66K80, PIC18LF46K80
bit 4-0	REV<4:0>: Revision ID bits
	These bits are used to indicate the device revision.

REGISTER 28-14: DEVID2: DEVICE ID REGISTER 2 FOR THE PIC18F66K80 FAMILY

R	R	R	R	R	R	R	R
DEV10 ⁽¹⁾	DEV9 ⁽¹⁾	DEV8 ⁽¹⁾	DEV7 ⁽¹⁾	DEV6 ⁽¹⁾	DEV5 ⁽¹⁾	DEV4 ⁽¹⁾	DEV3 ⁽¹⁾
bit 7							bit 0

Legend:			
R = Readable bit	1 as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-0 DEV<10:3>: Device ID bits⁽¹⁾

These bits are used with the DEV<2:0> bits in the Device ID Register 1 to identify the part number.

Note 1: These values for DEV<10:3> may be shared with other devices. The specific device is always identified by using the entire DEV<10:0> bit sequence.

28.2 Watchdog Timer (WDT)

For the PIC18F66K80 family of devices, the WDT is driven by the LF-INTOSC source. When the WDT is enabled, the clock source is also enabled. The nominal WDT period is 4 ms and has the same stability as the LF-INTOSC oscillator.

The 4 ms period of the WDT is multiplied by a 16-bit postscaler. Any output of the WDT postscaler is selected by a multiplexer, controlled by bits in Configuration Register 2H. Available periods range from 4 ms to 4,194 seconds (about one hour). The WDT and postscaler are cleared when any of the following events occur: a SLEEP or CLRWDT instruction is executed, the IRCFx bits (OSCCON<6:4>) are changed or a clock failure has occurred.

The WDT can be operated in one of four modes as determined by WDTEN<1:0> (CONFIG2H<1:0>. The four modes are:

- · WDT Enabled
- · WDT Disabled
- WDT under Software Control, SWDTEN (WDTCON<0>)
- WDT
 - Enabled during normal operation
 - Disabled during Sleep
 - Note 1: The CLRWDT and SLEEP instructions clear the WDT and postscaler counts when executed.
 - Changing the setting of the IRCFx bits (OSCCON<6:4>) clears the WDT and postscaler counts.
 - **3:** When a CLRWDT instruction is executed, the postscaler count will be cleared.



FIGURE 28-1: WDT BLOCK DIAGRAM

28.2.1 CONTROL REGISTER

Register 28-15 shows the WDTCON register. This is a readable and writable register which contains a control bit that allows software to override the WDT Enable Configuration bit, but only if the Configuration bit has disabled the WDT.

REGISTER 28-15: WDTCON: WATCHDOG TIMER CONTROL REGISTER

R/W-0	U-0	R-x	R/W-0	U-0	R/W-x	R/W-x	R/W-0
REGSLP ⁽³⁾		ULPLVL	SRETEN ⁽²⁾	—	ULPEN	ULPSINK	SWDTEN ⁽¹⁾
bit 7				•		•	bit (
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, read	d as '0'	
-n = Value at F	POR	'1' = Bit is se	t	'0' = Bit is cle	ared	x = Bit is unk	nown
bit 7	REGSLP: Re	egulator Voltage	e Sleep Enable	e bit ⁽³⁾			
	1 = Regulato	r goes into Lov	-Power mode	when device's	Sleep mode is mode is		
bit 6	Unimplemer	nted: Read as '	0'				
bit 5	ULPLVL: Ult	ra Low-Power	Wake-up Outp	ut bit			
	1 = Voltage	ess ULPEN = 1 on RA0 pin > ~ on RA0 pin < ~	0.5V				
bit 4	SRETEN: Re	egulator Voltage	e Sleep Disable	e bit ⁽²⁾			
	1 = If RETEN mode in	N (CONFIG1L< Sleep Ilator is on whe	0>) = 0 and the	e regulator is e	nabled, the devi abled and the L		
bit 3	•	nted: Read as '	0'				
bit 2	-	a Low-Power V		e Enable bit			
	1 = Ultra Lov		-up module is e	enabled; ULPL	VL bit indicates	s comparator o	utput
bit 1	ULPSINK: U	Itra Low-Powei	Wake-up Cur	rent Sink Enat	ole bit		
	1 = Ultra Lov	ess ULPEN = 1 w-Power Wake w-Power Wake	-up current sin				
bit 0	SWDTEN: Se	oftware Contro	lled Watchdog	Timer Enable	bit ⁽¹⁾		
	1 = Watchdog 0 = Watchdog	g Timer is on					
	s bit has no effe			VDTEN<1:0>,	are enabled.		

- **2:** This bit is available only when $\overline{RETEN} = 0$.
- **3:** This bit is disabled on PIC18LF devices.

IN BEE 20 2.									
Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
RCON	IPEN	SBOREN	CM	RI	TO	PD	POR	BOR	
WDTCON	REGSLP	_	ULPLVL	SRETEN	_	ULPEN	ULPSINK	SWDTEN	

TABLE 28-2: SUMMARY OF WATCHDOG TIMER REGISTERS

Legend: — = unimplemented, read as '0'. Shaded cells are not used by the Watchdog Timer.

28.3 On-Chip Voltage Regulator

All of the PIC18F66K80 family devices power their core digital logic at a nominal 3.3V. For designs that are required to operate at a higher typical voltage, such as 5V, all family devices incorporate two on-chip regulators that allows the device to run its core logic from VDD. Those regulators are:

- Normal on-chip regulator
- Ultra Low-Power, on-chip regulator

The hardware configuration of these regulators are the same and are explained in Section 28.3.1 "Regulator Enable Mode (PIC18FXXKXX devices)". The regulators' only differences relate to when the device enters Sleep, as explained in Section 28.3.1 "Regulator Enable Mode (PIC18FXXKXX devices)".

28.3.1 REGULATOR ENABLE MODE (PIC18FXXKXX DEVICES)

On PIC18FXXKXX devices, the regulator is enabled and a low-ESR filter capacitor must be connected to the VDDCORE/VCAP pin (see Figure 28-2). This helps maintain the regulator's stability. The recommended value for the filter capacitor is given in Section 31.1 "DC Characteristics: Supply Voltage PIC18F66K80 Family (Industrial/Extended)".

28.3.2 REGULATOR DISABLE MODE (PIC18LFXXKXX DEVICES)

On PIC18LFXXKXX devices, the regulator is disabled and the power to the core is supplied directly by VDD. The voltage levels for VDD must not exceed the specified VDDCORE levels. A 0.1 μF capacitor should be connected to the VDDCORE/VCAP pin.

On the PIC18FXXKXX devices, the overall voltage budget is very tight. The regulator should operate the device down to 1.8V. When VDD drops below 3.3V, the regulator no longer regulates, but the output voltage follows the input until VDD reaches 1.8V. Below this voltage, the output of the regulator output may drop to 0V.

FIGURE 28-2: CONNECTIONS FOR THE F AND LF PARTS



28.3.3 OPERATION OF REGULATOR IN SLEEP

The difference in the two regulators' operation arises with Sleep mode. The ultra low-power regulator gives the device the lowest current in the Regulator Enabled mode.

The on-chip regulator can go into a lower power mode when the device goes to Sleep by setting the REGSLP bit (WDTCON<7>). This puts the regulator in a standby mode so that the device consumes much less current.

The on-chip regulator can also go into the Ultra Low-Power mode, which consumes the lowest current possible with the <u>regulator</u> enabled. This mode is controlled by the <u>RETEN</u> bit (CONFIG1L<0>) and SRETEN bit (WDTCON<4>). The various modes of regulator operation are shown in Table 28-3.

When the ultra low-power regulator is in Sleep mode, the internal reference voltages in the chip will be shut off and any interrupts referring to the internal reference will not wake up the device. If the BOR or LVD is enabled, the regulator will keep the internal references on and the lowest possible current will not be achieved.

When using the ultra low-power regulator in Sleep mode, the device will take about 250 μs to start executing code after it wakes up.

Device	Power Mode	REGSLP WDTCON<7>	SRETEN WDTCON<4>	RETEN CONFIG1L<0>
PIC18FXXK80	Normal Operation (Sleep)	0	х	1
PIC18FXXK80	Low-Power mode (Sleep)	1	x	1
PIC18FXXK80	Normal Operation (Sleep)	0	0	0
PIC18FXXK80	Low-Power mode (Sleep)	1	0	0
PIC18FXXK80	Ultra Low-Power mode (Sleep)	x	1	0
PIC18LFXXK80	Reserved ⁽²⁾	х	Don't Care	0
PIC18LFXXK80	Regulator Bypass mode (Sleep) ⁽²⁾	х	х	1

TABLE 28-3: SLEEP MODE REGULATOR SETTINGS⁽¹⁾

Note 1: x — Indicates that VIT status is invalid.

2: The ultra low-power regulator should be disabled (RETEN = 1, ULP disabled) on PIC18LFXXK80 devices to obtain the lowest possible Sleep current.

28.4 Two-Speed Start-up

The Two-Speed Start-up feature helps to minimize the latency period from oscillator start-up to code execution by allowing the microcontroller to use the INTOSC (LF-INTOSC, MF-INTOSC, HF-INTOSC) oscillator as a clock source until the primary clock source is available. It is enabled by setting the IESO Configuration bit.

Two-Speed Start-up should be enabled only if the primary oscillator mode is LP, XT or HS (Crystal-Based modes). Other sources do not require an OST start-up delay; for these, Two-Speed Start-up should be disabled.

When enabled, Resets and wake-ups from Sleep mode cause the device to configure itself to run from the internal oscillator block as the clock source, following the time-out of the Power-up Timer after a Power-on Reset is enabled. This allows almost immediate code execution while the primary oscillator starts and the OST is running. Once the OST times out, the device automatically switches to PRI_RUN mode.

To use a higher clock speed on wake-up, the INTOSC or postscaler clock sources can be selected to provide a higher clock speed by setting bits, IRCF<2:0>, immediately after Reset. For wake-ups from Sleep, the INTOSC or postscaler clock sources can be selected by setting the IRCF2:0> bits prior to entering Sleep mode.

In all other power-managed modes, Two-Speed Startup is not used. The device will be clocked by the currently selected clock source until the primary clock source becomes available. The setting of the IESO bit is ignored.

28.4.1 SPECIAL CONSIDERATIONS FOR USING TWO-SPEED START-UP

While using the INTOSC oscillator in Two-Speed Startup, the device still obeys the normal command sequences for entering power-managed modes, including multiple SLEEP instructions (refer to Section 4.1.4 "Multiple Sleep Commands"). In practice, this means that user code can change the SCS<1:0> bit settings or issue SLEEP instructions before the OST times out. This would allow an application to briefly wake-up, perform routine "housekeeping" tasks and return to Sleep before the device starts to operate from the primary oscillator.

User code can also check if the primary clock source is currently providing the device clocking by checking the status of the OSTS bit (OSCCON<3>). If the bit is set, the primary oscillator is providing the clock. Otherwise, the internal oscillator block is providing the clock during wake-up from Reset or Sleep mode.



FIGURE 28-3: TIMING TRANSITION FOR TWO-SPEED START-UP (INTOSC TO HSPLL)

28.5 Fail-Safe Clock Monitor

The Fail-Safe Clock Monitor (FSCM) allows the microcontroller to continue operation in the event of an external oscillator failure by automatically switching the device clock to the internal oscillator block. The FSCM function is enabled by setting the FCMEN Configuration bit.

When FSCM is enabled, the LF-INTOSC oscillator runs at all times to monitor clocks to peripherals and provide a backup clock in the event of a clock failure. Clock monitoring (shown in Figure 28-4) is accomplished by creating a sample clock signal, which is the output from the LF-INTOSC divided by 64. This allows ample time between FSCM sample clocks for a peripheral clock edge to occur. The peripheral device clock and the sample clock are presented as inputs to the Clock Monitor (CM) latch. The CM is set on the falling edge of the device clock source, but cleared on the rising edge of the sample clock.



Clock failure is tested for on the falling edge of the sample clock. If a sample clock falling edge occurs while CM is still set, a clock failure has been detected (Figure 28-5). This causes the following:

- The FSCM generates an oscillator fail interrupt by setting bit, OSCFIF (PIR2<7>)
- The device clock source switches to the internal oscillator block (OSCCON is not updated to show the current clock source – this is the fail-safe condition)
- The WDT is reset

During switchover, the postscaler frequency from the internal oscillator block may not be sufficiently stable for timing-sensitive applications. In these cases, it may be desirable to select another clock configuration and enter an alternate power-managed mode. This can be done to attempt a partial recovery or execute a controlled shutdown. See Section 4.1.4 "Multiple Sleep Commands" and Section 28.4.1 "Special Considerations for Using Two-Speed Start-up" for more details.

To use a higher clock speed on wake-up, the INTOSC or postscaler clock sources can be selected to provide a higher clock speed by setting bits, IRCF<2:0>, immediately after Reset. For wake-ups from Sleep, the INTOSC or postscaler clock sources can be selected by setting the IRCF<2:0> bits prior to entering Sleep mode.

The FSCM will detect only failures of the primary or secondary clock sources. If the internal oscillator block fails, no failure would be detected nor would any action be possible.

28.5.1 FSCM AND THE WATCHDOG TIMER

Both the FSCM and the WDT are clocked by the INTOSC oscillator. Since the WDT operates with a separate divider and counter, disabling the WDT has no effect on the operation of the INTOSC oscillator when the FSCM is enabled.

As already noted, the clock source is switched to the INTOSC clock when a clock failure is detected. Depending on the frequency selected by the IRCF<2:0> bits, this may mean a substantial change in the speed of code execution. If the WDT is enabled with a small prescale value, a decrease in clock speed allows a WDT time-out to occur and a subsequent device Reset. For this reason, Fail-Safe Clock events also reset the WDT and postscaler, allowing it to start timing from when execution speed was changed and decreasing the likelihood of an erroneous time-out.

28.5.2 EXITING FAIL-SAFE OPERATION

The Fail-Safe condition is terminated by either a device Reset or by entering a power-managed mode. On Reset, the controller starts the primary clock source specified in Configuration Register 1H (with any required start-up delays that are required for the oscillator mode, such as the OST or PLL timer). The INTOSC multiplexer provides the device clock until the primary clock source becomes ready (similar to a Two-Speed Start-up). The clock source is then switched to the primary clock (indicated by the OSTS bit in the OSCCON register becoming set). The Fail-Safe Clock Monitor then resumes monitoring the peripheral clock.

The primary clock source may never become ready during start-up. In this case, operation is clocked by the INTOSC multiplexer. The OSCCON register will remain in its Reset state until a power-managed mode is entered.





28.5.3 FSCM INTERRUPTS IN POWER-MANAGED MODES

By entering a power-managed mode, the clock multiplexer selects the clock source selected by the OSCCON register. Fail-Safe Clock Monitoring of the power-managed clock source resumes in the power-managed mode.

If an oscillator failure occurs during power-managed operation, the subsequent events depend on whether or not the oscillator failure interrupt is enabled. If enabled (OSCFIF = 1), code execution will be clocked by the INTOSC multiplexer. An automatic transition back to the failed clock source will not occur.

If the interrupt is disabled, subsequent interrupts while in Idle mode will cause the CPU to begin executing instructions while being clocked by the INTOSC source.

28.5.4 POR OR WAKE FROM SLEEP

The FSCM is designed to detect oscillator failure at any point after the device has exited Power-on Reset (POR) or low-power Sleep mode. When the primary device clock is EC, RC or INTOSC modes, monitoring can begin immediately following these events. For oscillator modes involving a crystal or resonator (HS, HSPLL, LP or XT), the situation is somewhat different. Since the oscillator may require a start-up time considerably longer than the FCSM sample clock time, a false clock failure may be detected. To prevent this, the internal oscillator block is automatically configured as the device clock and functions until the primary clock is stable (when the OST and PLL timers have timed out).

This is identical to Two-Speed Start-up mode. Once the primary clock is stable, the INTOSC returns to its role as the FSCM source.

Note: The same logic that prevents false oscillator failure interrupts on POR, or wake from Sleep, also prevents the detection of the oscillator's failure to start at all following these events. This can be avoided by monitoring the OSTS bit and using a timing routine to determine if the oscillator is taking too long to start. Even so, no oscillator failure interrupt will be flagged.

As noted in Section 28.4.1 "Special Considerations for Using Two-Speed Start-up", it is also possible to select another clock configuration and enter an alternate power-managed mode while waiting for the primary clock to become stable. When the new powermanaged mode is selected, the primary clock is disabled.

28.6 Program Verification and Code Protection

The user program memory is divided into four blocks. One of these is a boot block of 1 or 2 Kbytes. The remainder of the memory is divided into blocks on binary boundaries. Each of the blocks has three code protection bits associated with them. They are:

- Code-Protect bit (CPx)
- Write-Protect bit (WRTx)
- External Block Table Read bit (EBTRx)

Figure 28-6 shows the program memory organization for 48, 64, 96 and 128 Kbyte devices and the specific code protection bit associated with each block. The actual locations of the bits are summarized in Table 28-4.





File	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
300008h	CONFIG5L	—	—			CP3	CP2	CP1	CP0
300009h	CONFIG5H	CPD	CPB	_	_	_	_	_	
30000Ah	CONFIG6L	_	—	_	_	WRT3	WRT2	WRT1	WRT0
30000Bh	CONFIG6H	WRTD	WRTB	WRTC	_	_	_	_	_
30000Ch	CONFIG7L	_	—	_	_	EBTR3	EBTR2	EBTR1	EBTR0
30000Dh	CONFIG7H		EBTRB	—	_	—	_	_	_

TABLE 28-4: SUMMARY OF CODE PROTECTION REGISTERS

Legend: Shaded cells are unimplemented.

28.6.1 PROGRAM MEMORY CODE PROTECTION

The program memory may be read to, or written from, any location using the table read and table write instructions. The Device ID may be read with table reads. The Configuration registers may be read and written with the table read and table write instructions.

In normal execution mode, the CPx bits have no direct effect. CPx bits inhibit external reads and writes. A block of user memory may be protected from table writes if the WRTx Configuration bit is '0'.

The EBTRx bits control table reads. For a block of user memory with the EBTRx bit set to '0', a table read instruction that executes from within that block is allowed to read. A table read instruction that executes from a location outside of that block is not allowed to read and will result in reading '0's. Figure 28-7 throughFigure 28-9 illustrate table write and table read protection.

Note: Code protection bits may only be written to a '0' from a '1' state. It is not possible to write a '1' to a bit in the '0' state. Code protection bits are only set to '1' by a full chip erase or block erase function. The full chip erase and block erase functions can only be initiated via ICSP or an external programmer. Refer to the device programming specification for more information.

Register Values	Program Memory	Configuration Bit Setting
	000000h	
	0007FFh 000800h	WRTB, EBTRB = 11
TBLPTR = 0008FFh		WRT0, EBTR0 = 01
PC = 003FFEh	TBLWT* 003FFFh 004000h	
		WRT1, EBTR1 = 11
	007FFFh 008000h	
PC = 00BFFEh	TBLWT*	WRT2, EBTR2 = 11
	00BFFFh 00C000h	
		WRT3, EBTR3 = 11
	00FFFh	

FIGURE 28-7: TABLE WRITE (WRTx) DISALLOWED



FIGURE 28-9: EXTERNAL BLOCK TABLE READ (EBTRx) ALLOWED



28.6.2 DATA EEPROM CODE PROTECTION

The entire data EEPROM is protected from external reads and writes by two bits: CPD and WRTD. CPD inhibits external reads and writes of data EEPROM. WRTD inhibits internal and external writes to data EEPROM. The CPU can always read data EEPROM under normal operation, regardless of the protection bit settings.

28.6.3 CONFIGURATION REGISTER PROTECTION

The Configuration registers can be write-protected. The WRTC bit controls protection of the Configuration registers. In normal execution mode, the WRTC bit is readable only. WRTC can only be written via ICSP or an external programmer.

28.7 ID Locations

Eight memory locations (20000h-200007h) are designated as ID locations, where the user can store checksum or other code identification numbers. These locations are both readable and writable during normal execution through the TBLRD and TBLWT instructions or during program/verify. The ID locations can be read when the device is code-protected.

28.8 In-Circuit Serial Programming

The PIC18F66K80 family of devices can be serially programmed while in the end application circuit. This is simply done with two lines for clock and data and three other lines for power, ground and the programming voltage. This allows customers to manufacture boards with unprogrammed devices and then program the microcontroller just before shipping the product. This also allows the most recent firmware or a custom firmware to be programmed.

For the various programming modes, see the programming specification

28.9 In-Circuit Debugger

When the $\overline{\text{DEBUG}}$ Configuration bit is programmed to a '0', the In-Circuit Debugger functionality is enabled. This function allows simple debugging functions when used with MPLAB[®] IDE. When the microcontroller has this feature enabled, some resources are not available for general use. Table 28-5 shows which resources are required by the background debugger.

TABLE 28-5:	DEBUGGER	RESOURCES
-------------	----------	-----------

I/O Pins:	RB6, RB7
Stack:	Two levels
Program Memory:	512 bytes
Data Memory:	10 bytes

To use the In-Circuit Debugger function of the microcontroller, the design must implement In-Circuit Serial Programming connections to MCLR/RE3, VDD, VSS, RB7 and RB6. This will interface to the In-Circuit Debugger module available from Microchip or one of the third-party development tool companies.

29.0 INSTRUCTION SET SUMMARY

The PIC18F66K80 family of devices incorporates the standard set of 75 PIC18 core instructions, as well as an extended set of 8 new instructions for the optimization of code that is recursive or that utilizes a software stack. The extended set is discussed later in this section.

29.1 Standard Instruction Set

The standard PIC18 MCU instruction set adds many enhancements to the previous PIC[®] MCU instruction sets, while maintaining an easy migration from these PIC MCU instruction sets. Most instructions are a single program memory word (16 bits), but there are four instructions that require two program memory locations.

Each single-word instruction is a 16-bit word divided into an opcode, which specifies the instruction type and one or more operands, which further specify the operation of the instruction.

The instruction set is highly orthogonal and is grouped into four basic categories:

- Byte-oriented operations
- Bit-oriented operations
- · Literal operations
- Control operations

The PIC18 instruction set summary in Table 29-2 lists **byte-oriented**, **bit-oriented**, **literal** and **control** operations. Table 29-1 shows the opcode field descriptions.

Most byte-oriented instructions have three operands:

- 1. The file register (specified by 'f')
- 2. The destination of the result (specified by 'd')
- 3. The accessed memory (specified by 'a')

The file register designator, 'f', specifies which file register is to be used by the instruction. The destination designator, 'd', specifies where the result of the operation is to be placed. If 'd' is zero, the result is placed in the WREG register. If 'd' is one, the result is placed in the file register specified in the instruction.

All **bit-oriented** instructions have three operands:

- 1. The file register (specified by 'f')
- 2. The bit in the file register (specified by 'b')
- 3. The accessed memory (specified by 'a')

The bit field designator, 'b', selects the number of the bit affected by the operation, while the file register designator, 'f', represents the number of the file in which the bit is located. The **literal** instructions may use some of the following operands:

- A literal value to be loaded into a file register (specified by 'k')
- The desired FSR register to load the literal value into (specified by 'f')
- No operand required (specified by '—')

The **control** instructions may use some of the following operands:

- A program memory address (specified by 'n')
- The mode of the CALL or RETURN instructions (specified by 's')
- The mode of the table read and table write instructions (specified by 'm')
- No operand required (specified by '—')

All instructions are a single word, except for four double-word instructions. These instructions were made double-word to contain the required information in 32 bits. In the second word, the 4 MSbs are '1's. If this second word is executed as an instruction (by itself), it will execute as a NOP.

All single-word instructions are executed in a single instruction cycle, unless a conditional test is true or the Program Counter is changed as a result of the instruction. In these cases, the execution takes two instruction cycles with the additional instruction cycle(s) executed as a NOP.

The double-word instructions execute in two instruction cycles.

One instruction cycle consists of four oscillator periods. Thus, for an oscillator frequency of 4 MHz, the normal instruction execution time is 1 μ s. If a conditional test is true, or the Program Counter is changed as a result of an instruction, the instruction execution time is 2 μ s. Two-word branch instructions (if true) would take 3 μ s.

Figure 29-1 shows the general formats that the instructions can have. All examples use the convention 'nnh' to represent a hexadecimal number.

The Instruction Set Summary, shown in Table 29-2, lists the standard instructions recognized by the Microchip MPASM[™] Assembler.

Section 29.1.1 "Standard Instruction Set" provides a description of each instruction.

TABLE 29-1: OPCODE FIELD DESCRIPTIONS

Field	Description
a	RAM access bit:
	a = 0: RAM location in Access RAM (BSR register is ignored) a = 1: RAM bank is specified by BSR register
bbb	Bit address within an 8-bit file register (0 to 7).
BSR	Bank Select Register. Used to select the current RAM bank.
	ALU Status bits: Carry, Digit Carry, Zero, Overflow, Negative.
C, DC, Z, OV, N d	Destination select bit:
a	d = 0: store result in WREG
	d = 1: store result in file register f
dest	Destination: either the WREG register or the specified register file location.
f	8-bit register file address (00h to FFh), or 2-bit FSR designator (0h to 3h).
fs	12-bit register file address (000h to FFFh). This is the source address.
f _d	12-bit register file address (000h to FFFh). This is the destination address.
GIE	Global Interrupt Enable bit.
k	Literal field, constant data or label (may be either an 8-bit, 12-bit or a 20-bit value).
label	Label name.
mm	The mode of the TBLPTR register for the table read and table write instructions. Only used with table read and table write instructions:
*	No Change to register (such as TBLPTR with table reads and writes)
*+	Post-Increment register (such as TBLPTR with table reads and writes)
*_	Post-Decrement register (such as TBLPTR with table reads and writes)
+*	Pre-Increment register (such as TBLPTR with table reads and writes)
n	The relative address (2's complement number) for relative branch instructions or the direct address for Call/Branch and Return instructions.
PC	Program Counter.
PCL	Program Counter Low Byte.
PCH	Program Counter High Byte.
PCLATH	Program Counter High Byte Latch.
PCLATU	Program Counter Upper Byte Latch.
PD	Power-Down bit.
PRODH	Product of Multiply High Byte.
PRODL	Product of Multiply Low Byte.
S	Fast Call/Return mode select bit:
	s = 0: do not update into/from shadow registers
	s = 1: certain registers loaded into/from shadow registers (Fast mode)
TBLPTR	21-bit Table Pointer (points to a Program Memory location).
TABLAT	8-bit Table Latch.
ТО	Time-out bit.
TOS	Top-of-Stack.
u	Unused or Unchanged.
WDT	Watchdog Timer.
WREG	Working register (accumulator).
х	Don't care ('0' or '1'). The assembler will generate code with $x = 0$. It is the recommended form of use for compatibility with all Microchip software tools.
Z _S	7-bit offset value for Indirect Addressing of register files (source).
z _d	7-bit offset value for Indirect Addressing of register files (destination).
{ }	Optional argument.
[text]	Indicates an Indexed Address.
(text)	The contents of text.
[expr] <n></n>	Specifies bit n of the register indicated by the pointer expr.
\rightarrow	Assigned to.
< >	Register bit field.
E	In the set of.
italics	User-defined term (font is Courier New).

Byte-oriented file register operations	Example Instruction
<u>15 10 9 8 7 0</u>	
OPCODE d a f (FILE #)	ADDWF MYREG, W, B
 d = 0 for result destination to be WREG register d = 1 for result destination to be file register (f) a = 0 to force Access Bank a = 1 for BSR to select bank f = 8-bit file register address 	
Byte to Byte move operations (2-word)	
<u>15 12 11 0</u>	
OPCODE f (Source FILE #)	MOVFF MYREG1, MYREG2
15 12 11 0	
1111 f (Destination FILE #)	
f = 12-bit file register address	
Bit-oriented file register operations	
15 12 11 9 8 7 0	
OPCODE b (BIT #) a f (FILE #)	BSF MYREG, bit, B
 b = 3-bit position of bit in file register (f) a = 0 to force Access Bank a = 1 for BSR to select bank f = 8-bit file register address 	
Literal operations	
15 8 7 0	
OPCODE k (literal)	MOVLW 7Fh
k = 8-bit immediate value	
Control operations	
CALL, GOTO and Branch operations 15 8 7 0	
OPCODE n<7:0> (literal)	GOTO Label
15 12 11 0	
1111 n<19:8> (literal)	
n = 20-bit immediate value	
15 8 7 0	
OPCODE S n<7:0> (literal)	CALL MYFUNC
15 12 11 0	
1111 n<19:8> (literal)	
S = Fast bit	
15 11 10 0	
OPCODE n<10:0> (literal)	BRA MYFUNC
15 8 7 0	BC MYFUNC
OPCODE n<7:0> (literal)	

Mnemonic,		Description	Cualas	16-Bit Instruction Word				Status	Notes
Opera	nds	Description	Cycles	MSb			LSb	Affected	Notes
BYTE-OR	IENTED	OPERATIONS							
ADDWF	f, d, a	Add WREG and f	1	0010	01da	ffff	ffff	C, DC, Z, OV, N	1, 2
ADDWFC	f, d, a	Add WREG and Carry bit to f	1	0010	00da	ffff	ffff	C, DC, Z, OV, N	1, 2
ANDWF	f, d, a	AND WREG with f	1	0001	01da	ffff	ffff	Z, N	1,2
CLRF	f, a	Clear f	1	0110	101a	ffff	ffff	Z	2
COMF	f, d, a	Complement f	1	0001	11da	ffff	ffff	Z, N	1, 2
CPFSEQ	f, a	Compare f with WREG, Skip =	1 (2 or 3)	0110	001a	ffff	ffff	None	4
CPFSGT	f, a	Compare f with WREG, Skip >	1 (2 or 3)	0110	010a	ffff	ffff	None	4
CPFSLT	f, a	Compare f with WREG, Skip <	1 (2 or 3)	0110	000a	ffff	ffff	None	1, 2
DECF	f, d, a	Decrement f	1	0000	01da	ffff	ffff	C, DC, Z, OV, N	1, 2, 3, 4
DECFSZ	f, d, a	Decrement f, Skip if 0	1 (2 or 3)	0010	11da	ffff	ffff	None	1, 2, 3, 4
DCFSNZ	f, d, a	Decrement f, Skip if Not 0	1 (2 or 3)	0100	11da	ffff	ffff	None	1, 2
INCF	f, d, a	Increment f	1	0010	10da	ffff	ffff	C, DC, Z, OV, N	1, 2, 3, 4
INCFSZ	f, d, a	Increment f, Skip if 0	1 (2 or 3)	0011	11da	ffff	ffff	None	4
INFSNZ	f, d, a	Increment f, Skip if Not 0	1 (2 or 3)	0100	10da	ffff	ffff	None	1, 2
IORWF	f, d, a	Inclusive OR WREG with f	1	0001	00da	ffff	ffff	Z, N	1, 2
MOVF	f, d, a	Move f	1	0101	00da	ffff	ffff	Z, N	1
MOVFF	f _s , f _d	Move f _s (source) to 1st word	2	1100	ffff	ffff	ffff	None	
	0 u	f _d (destination) 2nd word		1111	ffff	ffff	ffff		
MOVWF	f, a	Move WREG to f	1	0110	111a	ffff	ffff	None	
MULWF	f, a	Multiply WREG with f	1	0000	001a	ffff	ffff	None	1, 2
NEGF	f, a	Negate f	1	0110	110a	ffff	ffff	C, DC, Z, OV, N	
RLCF	f, d, a	Rotate Left f through Carry	1	0011	01da	ffff	ffff	C, Z, N	1, 2
RLNCF	f, d, a	Rotate Left f (No Carry)	1	0100	01da	ffff	ffff	Z, N	
RRCF	f, d, a	Rotate Right f through Carry	1	0011	00da	ffff	ffff	C, Z, N	
RRNCF	f, d, a	Rotate Right f (No Carry)	1	0100	00da	ffff	ffff	Z, N	
SETF	f, a	Set f	1	0110	100a	ffff	ffff	None	1, 2
SUBFWB	f, d, a	Subtract f from WREG with Borrow	1	0101	01da	ffff	ffff	C, DC, Z, OV, N	
SUBWF	f, d, a	Subtract WREG from f	1	0101	11da	ffff	ffff	C, DC, Z, OV, N	1, 2
SUBWFB		Subtract WREG from f with Borrow	1		10da	ffff	ffff	C, DC, Z, OV, N	-
SWAPF	f, d, a	Swap Nibbles in f	1	0011	10da	ffff	ffff	None	4
TSTFSZ	f. a	Test f, Skip if 0	1 (2 or 3)		011a	ffff	ffff	None	4 1, 2
XORWF	, -	Exclusive OR WREG with f	1 (2 01 3)		1011a 10da		ffff		ı, ∠
		PORT register is modified as a fu	-					$(2, \mathbf{N})$	

TABLE 29-2: PIC18F66K80 FAMILY INSTRUCTION SET

Note 1: When a PORT register is modified as a function of itself (e.g., MOVF PORTB, 1, 0), the value used will be that value present on the pins themselves. For example, if the data latch is '1' for a pin configured as an input and is driven low by an external device, the data will be written back with a '0'.

2: If this instruction is executed on the TMR0 register (and, where applicable, d = 1), the prescaler will be cleared if assigned.

3: If the Program Counter (PC) is modified or a conditional test is true, the instruction requires two cycles. The second cycle is executed as a NOP.

4: Some instructions are two-word instructions. The second word of these instructions will be executed as a NOP unless the first word of the instruction retrieves the information embedded in these 16 bits. This ensures that all program memory locations have a valid instruction.

Mneme	onic,	Description	Cuala-	16-E	Bit Instr	uction V	Nord	Status	Nate -
Opera		Description	Cycles	MSb			LSb	Affected	Notes
BIT-ORIE	NTED O	PERATIONS							
BCF	f, b, a	Bit Clear f	1	1001	bbba	ffff	ffff	None	1, 2
BSF	f, b, a	Bit Set f	1	1000	bbba	ffff	ffff	None	1, 2
BTFSC	f, b, a	Bit Test f, Skip if Clear	1 (2 or 3)	1011	bbba	ffff	ffff	None	3, 4
BTFSS	f, b, a	Bit Test f, Skip if Set	1 (2 or 3)	1010	bbba	ffff	ffff	None	3, 4
BTG	f, b, a	Bit Toggle f	1	0111	bbba	ffff	ffff	None	1, 2
CONTRO		ATIONS							
BC	n	Branch if Carry	1 (2)	1110	0010	nnnn	nnnn	None	
BN	n	Branch if Negative	1 (2)	1110	0110	nnnn	nnnn	None	
BNC	n	Branch if Not Carry	1 (2)	1110	0011	nnnn	nnnn	None	
BNN	n	Branch if Not Negative	1 (2)	1110	0111	nnnn	nnnn	None	
BNOV	n	Branch if Not Overflow	1 (2)	1110	0101	nnnn	nnnn	None	
BNZ	n	Branch if Not Zero	1 (2)	1110	0001	nnnn	nnnn	None	
BOV	n	Branch if Overflow	1 (2)	1110	0100	nnnn	nnnn		
BRA	n	Branch Unconditionally	2	1101	0nnn	nnnn	nnnn		
BZ	n	Branch if Zero	1 (2)	1110	0000	nnnn	nnnn	None	
CALL	n, s	Call Subroutine 1st word	2	1110	110s	kkkk	kkkk	None	
		2nd word		1111	kkkk	kkkk	kkkk		
CLRWDT	—	Clear Watchdog Timer	1	0000	0000	0000	0100	TO, PD	
DAW	—	Decimal Adjust WREG	1	0000	0000	0000	0111	С	
GOTO	n	Go to Address 1st word	2	1110	1111	kkkk	kkkk	None	
		2nd word		1111	kkkk	kkkk	kkkk		
NOP	—	No Operation	1	0000	0000	0000	0000	None	
NOP	—	No Operation	1		XXXX	XXXX	XXXX		4
POP	—	Pop Top of Return Stack (TOS)	1	0000		0000		None	
PUSH	—	Push Top of Return Stack (TOS)	1		0000	0000		None	
RCALL	n	Relative Call	2	1101		nnnn	nnnn		
RESET		Software Device Reset	1	0000		1111	1111	All	
RETFIE	S	Return from Interrupt Enable	2	0000	0000	0001	000s	GIE/GIEH,	
								PEIE/GIEL	
RETLW	k	Return with Literal in WREG	2		1100	kkkk		None	
RETURN	S	Return from Subroutine	2		0000	0001		None	
SLEEP	—	Go into Standby mode	1	0000	0000	0000	0011	TO, PD	

TABLE 29-2: PIC18F66K80 FAMILY INSTRUCTION SET (CONTINUED)

Note 1: When a PORT register is modified as a function of itself (e.g., MOVF PORTB, 1, 0), the value used will be that value present on the pins themselves. For example, if the data latch is '1' for a pin configured as an input and is driven low by an external device, the data will be written back with a '0'.

2: If this instruction is executed on the TMR0 register (and, where applicable, d = 1), the prescaler will be cleared if assigned.

3: If the Program Counter (PC) is modified or a conditional test is true, the instruction requires two cycles. The second cycle is executed as a NOP.

4: Some instructions are two-word instructions. The second word of these instructions will be executed as a NOP unless the first word of the instruction retrieves the information embedded in these 16 bits. This ensures that all program memory locations have a valid instruction.

Mnemonic,		Description	Cueles	16-E	Bit Inst	ruction	Word	Status	
Opera	Operands Description Cycles MSb				LSb	Affected	Notes		
LITERAL	OPERA	TIONS							
ADDLW	k	Add Literal and WREG	1	0000	1111	kkkk	kkkk	C, DC, Z, OV, N	
ANDLW	k	AND Literal with WREG	1	0000	1011	kkkk	kkkk	Z, N	
IORLW	k	Inclusive OR Literal with WREG	1	0000	1001	kkkk	kkkk	Z, N	
LFSR	f, k	Move literal (12-bit) 2nd word	2	1110	1110	00ff	kkkk	None	
		to FSR(f) 1st word		1111	0000	kkkk	kkkk		
MOVLB	k	Move Literal to BSR<3:0>	1	0000	0001	0000	kkkk	None	
MOVLW	k	Move Literal to WREG	1	0000	1110	kkkk	kkkk	None	
MULLW	k	Multiply Literal with WREG	1	0000	1101	kkkk	kkkk	None	
RETLW	k	Return with Literal in WREG	2	0000	1100	kkkk	kkkk	None	
SUBLW	k	Subtract WREG from Literal	1	0000	1000	kkkk	kkkk	C, DC, Z, OV, N	
XORLW	k	Exclusive OR Literal with WREG	1	0000	1010	kkkk	kkkk	Z, N	
DATA ME	MORY <	→ PROGRAM MEMORY OPERAT	IONS						
TBLRD*		Table Read	2	0000	0000	0000	1000	None	
TBLRD*+		Table Read with Post-Increment		0000	0000	0000	1001	None	
TBLRD*-		Table Read with Post-Decrement		0000	0000	0000	1010	None	
TBLRD+*		Table Read with Pre-Increment		0000	0000	0000	1011	None	
TBLWT*		Table Write	2	0000	0000	0000	1100	None	
TBLWT*+		Table Write with Post-Increment		0000	0000	0000	1101	None	
TBLWT*-		Table Write with Post-Decrement		0000	0000	0000	1110	None	
TBLWT+*		Table Write with Pre-Increment		0000	0000	0000	1111	None	

TABLE 29-2: PIC18F66K80 FAMILY INSTRUCTION SET (CONTINUED)

Note 1: When a PORT register is modified as a function of itself (e.g., MOVF PORTB, 1, 0), the value used will be that value present on the pins themselves. For example, if the data latch is '1' for a pin configured as an input and is driven low by an external device, the data will be written back with a '0'.

2: If this instruction is executed on the TMR0 register (and, where applicable, d = 1), the prescaler will be cleared if assigned.

3: If the Program Counter (PC) is modified or a conditional test is true, the instruction requires two cycles. The second cycle is executed as a NOP.

4: Some instructions are two-word instructions. The second word of these instructions will be executed as a NOP unless the first word of the instruction retrieves the information embedded in these 16 bits. This ensures that all program memory locations have a valid instruction.

ADD W to f

 $\begin{array}{l} 0 \leq f \leq 255 \\ d \, \in \, [0,1] \end{array}$

 $a \in [0,1]$

ADDWF f {,d {,a}}

29.1.1 STANDARD INSTRUCTION SET

ADDLW	ADD Litera	l to W			ADDWF
Syntax:	ADDLW	k			Syntax:
Operands:	$0 \le k \le 255$		Operands:		
Operation:	$(W) + k \rightarrow V$	N			
Status Affected:	N, OV, C, D	0C, Z			Operation:
Encoding:	0000	1111 k	kkk	kkkk	Status Affected:
Description:		ts of W are a k' and the re			Encoding: Description:
Words:	1				
Cycles:	1				
Q Cycle Activity:					
Q1	Q2	Q3		Q4	
Decode	Read literal 'k'	Process Data	V	/rite to W	
Example:	ADDLW 1	.5h			
Before Instruc					
W = After Instructio	10h				
W =	25h				
					Words:
					Cycles:
					Q Cycle Activity
					Q1 Decode
					Decode
					Example:
					Before Instr W REG
					After Instruc

	[,.]							
Operation:	$(W) + (f) \rightarrow$	(W) + (f) \rightarrow dest						
Status Affected:	N, OV, C, D	N, OV, C, DC, Z						
Encoding:	0010	01da	ffff	ffff				
Description:	Add W to re result is sto result is sto (default).	red in W	If 'd' is '1	', the				
	lf 'a' is '0', t If 'a' is '1', t GPR bank.							
	set is enabl in Indexed mode wher Section 29 Bit-Oriente	If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f ≤ 95 (5Fh). See Section 29.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details.						
Words:	1							
Cycles:	1							
Q Cycle Activity:								
Q1	Q2	Q3		Q4				
Decode	Read register 'f'	Proce: Data		Vrite to stination				
Example:	ADDWF	REG, (D, O					
Before Instruc W REG After Instructic W	= 17h = 0C2h							
REG	= 0C2h							

Note: All PIC18 instructions may take an optional label argument preceding the instruction mnemonic for use in symbolic addressing. If a label is used, the instruction format then becomes: {label} instruction argument(s).

ADDWFC ADD W and Carry bit to f						
Syntax:	ADDWFC	f {,d {,;	a}}			
Operands:	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$					
Operation:	$(W) + (f) + (C) \rightarrow dest$					
Status Affected:	N,OV, C, D	C, Z				
Encoding:	0010	00da	ffff	ffff		
Description:	Add W, the location 'f'. placed in W placed in d	lf 'd' is 'o V. lf 'd' is), the res '1', the re	ult is esult is		
	If 'a' is '0', t If 'a' is '1', t GPR bank.					
	If 'a' is '0' a set is enabl in Indexed mode wher Section 29 Bit-Oriente Literal Offs	led, this i Literal O never f ≤ 0.2.3 "By ed Instru	nstruction ffset Addr 95 (5Fh). te-Orient ctions in	operates essing See ed and Indexed		
Words:	1					
Cycles:	1					
Q Cycle Activity:						
Q1	Q2	Q3		Q4		
Decode	Read register 'f'	Proce Data		Vrite to stination		
Example:	ADDWFC	REG,	0, 1			
Before Instruct Carry bit REG W After Instructio Carry bit REG W	= 1 = 02h = 4Dh					

ANDLW	AND Litera	AND Literal with W						
Syntax:	ANDLW	k						
Operands:	$0 \le k \le 255$							
Operation:	(W) .AND.	$k \rightarrow W$						
Status Affected:	N, Z							
Encoding:	0000	1011	kkkł	k kkkk				
Description:				Ded with the placed in W				
Words:	1							
Cycles:	1							
Q Cycle Activity:								
Q1	Q2	Q3	1	Q4				
Decode	Read literal 'k'	Proce Data		Write to W				
Example:	ANDLW	05Fh						
Before Instruc W After Instructic	= A3h							
	11							

ANDWF	AND W wit	h f		BC		Branch if C	Carry			
Syntax:	ANDWF	f {,d {,a}}		Synt	ax:	BC n				
Operands:	$0 \leq f \leq 255$			Ope	rands:	-128 ≤ n ≤ ′	127			
	d ∈ [0,1] a ∈ [0,1]			Ope	ration:	if Carry bit i (PC) + 2 + 2	,			
Operation:	(W) .AND.	(f) \rightarrow dest		Statu	us Affected:	None				
Status Affected:	N, Z			Enco	oding:	1110	0010 nn	nn nnnn		
Encoding:	0001	01da ffi	ff ffff		cription:	If the Carry	bit is '1', then	the program		
Description:		ts of W are AN		2000	puom	will branch.		the program		
	in W. If 'd' is in register '	,	is stored back			added to th incremente	nplement num e PC. Since th d to fetch the the new addre	ie PC will have next		
	,	he BSR is use				,	n. This instruc			
	lf 'a' is '0' a	nd the extende	ed instruction	Word	ds:	1				
		habled, this instruction operates		Cycl	Cycles:		1(2)			
	mode wher	Literal Offset A never f ≤ 95 (5l . 2.3 "Byte-O r	Fh). See		cycle Activity:					
		ed Instruction			Q1	Q2	Q3	Q4		
	Literal Offs	set Mode" for	details.		Decode	Read literal	Process	Write to		
Words:	1					ʻn'	Data	PC		
Cycles:	1				No operation	No operation	No operation	No operation		
Q Cycle Activity:				If N	o Jump:	operation	operation	operation		
Q1	Q2	Q3	Q4		Q1	Q2	Q3	Q4		
Decode	Read	Process Data	Write to		Decode	Read literal	Process	No		
	register 'f'	Dala	destination			'n'	Data	operation		
Example:	ANDWF	REG, 0, 0		Exar	<u>nple:</u>	HERE	BC 5			
Before Instruc					Before Instru	ction				
W REG	= 17h = C2h				PC		dress (HERE)		
After Instructi					After Instructi					
W REG	= 02h = C2h				If Carry PC If Carry	= 1; = ad = 0:	dress (HERE	+ 12)		
					PC	ο,	dress (HERE	+ 2)		

BCF	Bit Clear f			BN		Branch if N	legative			
Syntax:	BCF f, b	{,a}		Synt	ax:	BN n				
Operands:	$0 \leq f \leq 255$			Oper	rands:	-128 ≤ n ≤ 1	127			
	$\begin{array}{l} 0 \leq b \leq 7 \\ a \in [0,1] \end{array}$			Oper	ration:	if Negative bit is '1', (PC) + 2 + 2n \rightarrow PC				
Operation:	$0 \rightarrow f \le b >$			Statu	is Affected:	None				
Status Affected:	None			Enco	oding:	1110	0110 nn	nn nnnn		
Encoding:	1001	bbba ff	ff ffff		cription:	If the Negat	tive bit is '1', th	nen the		
Description:	Bit 'b' in reg	gister 'f' is clea	ared.			program wi				
	,		nk is selected. ed to select the			added to the incremente	d to fetch the	e PC will have next		
	If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing					instruction, the new address will be PC + 2 + 2n. This instruction is then two-cycle instruction.				
	mode whenever f \leq 95 (5Fh). See		Word	Words:						
		.2.3 "Byte-Or	riented and ns in Indexed	Cycl	Cycles:		1(2)			
	Literal Offs	set Mode" for			ycle Activity: ump:					
Words:	1				Q1	Q2	Q3	Q4		
Cycles:	1				Decode	Read literal	Process	Write to		
Q Cycle Activity:						ʻn'	Data	PC		
Q1	Q2	Q3	Q4		No operation	No operation	No operation	No operation		
Decode	Read register 'f'	Process Data	Write register 'f'	lf N	o Jump:	operation	operation	operation		
	. egiotoi .	2444	109.0001		Q1	Q2	Q3	Q4		
Example:	BCF F	LAG_REG,	7, 0		Decode	Read literal	Process	No		
Before Instruc	tion					'n'	Data	operation		
FLAG_R	EG = C7h									
After Instructio				<u>Exar</u>	<u>nple:</u>	HERE	BN Jump			
FLAG_REG = 47h				Before Instruction PC = address (HERE) After Instruction						
					If Negati PC	= ad	dress (Jump)			
					lf Negati PC		dress (HERE	+ 2)		

BNC		Branch if N	lot Carry		BNN		
Synta	ax:	BNC n			Syntax:		
Oper	ands:	-128 ≤ n ≤ 1	127		Operand		
Oper	ation:	if Carry bit i (PC) + 2 + 2			Operatio		
Statu	is Affected:	None			Status A		
Enco	oding:	1110	0011 nnr	nn nnnn	Encodin		
Desc	cription:	If the Carry will branch.	bit is '0', then	the program	Descript		
	The 2's complement number, '2n', is added to the PC. Since the PC will have incremented to fetch the next instruction, the new address will be PC + 2 + 2n. This instruction is then a two-cycle instruction.						
Word	ls:	1			Words:		
Cycle	es:	1(2)			Cycles:		
Q C If Ju	ycle Activity: imp:				Q Cycle If Jump		
	Q1	Q2	Q3	Q4			
	Decode	Read literal 'n'	Process Data	Write to PC			
	No operation	No operation	No operation	No operation	c		
lf No	o Jump:				lf No Ju		
	Q1	Q2	Q3	Q4			
	Decode	Read literal 'n'	Process Data	No operation			
<u>Exar</u>		HERE	BNC Jump		Example		
	Before Instruc PC		draga (IIIIII)		Be		
	After Instructio		dress (HERE)	1	Aft		
	If Carry PC If Carry PC	= 0; = add = 1;	dress (Jump) dress (HERE				

BNN		Branch if I	Not Negative			
Synta	ax:	BNN n	Ū			
,	ands:	-128 < n <	127			
•	ation:	if Negative (PC) + 2 +				
Statu	s Affected:	None				
Enco	ding:	1110	0111 ni	nnn nnnn		
Desc	ription:	If the Nega program w	tive bit is '0', ill branch.	then the		
		The 2's complement number, '2n', is added to the PC. Since the PC will have incremented to fetch the next instruction, the new address will be PC + 2 + 2n. This instruction is then a two-cycle instruction.				
Word	ls:	1				
Cycle	es:	1(2)				
Q C If Ju	ycle Activity: mp:					
	Q1	Q2	Q3	Q4		
	Decode	Read literal 'n'	Process Data	Write to PC		
	No operation	No operation	No operation	No operation		
lf No	o Jump:	•		<u>.</u>		
	Q1	Q2	Q3	Q4		
	Decode	Read literal 'n'	Process Data	No operation		
<u>Exan</u>	nple:	HERE	BNN Jum	p		
	Before Instruc PC After Instructio	= ac	dress (HERI	Ξ)		
	If Negativ PC If Negativ PC	= ac /e = 1;	ldress (Jum Idress (HER)	9) E + 2)		
	10	ac		_ · ∠/		

BNO	v	Branch if N	lot Overflo	w		
Synta	ax:	BNOV n				
Oper	ands:	$-128 \le n \le 1$	27			
Oper	ation:		if Overflow bit is '0', (PC) + 2 + 2n \rightarrow PC			
Statu	is Affected:	None				
Enco	oding:	1110	0101	nnnn	nnnn	
Desc	cription:	If the Overfi program wi		', then t	he	
		The 2's complement number, '2n', is added to the PC. Since the PC will have incremented to fetch the next instruction, the new address will be PC + 2 + 2n. This instruction is then a two-cycle instruction.				
Word	ls:	1				
Cycle	es:	1(2)				
Q C If Ju	ycle Activity: imp:					
	Q1	Q2	Q3		Q4	
	Decode	Read literal 'n'	Process Data	s V	Vrite to PC	
	No operation	No operation	No operatio	n op	No peration	
lf No	o Jump:					
	Q1	Q2	Q3		Q4	
	Decode	Read literal 'n'	Process Data		No peration	
Exan	nple:	HERE	BNOV Ju	ump		
	Before Instruc PC After Instructio	= ad	dress (HE	RE)		
	After Instruction If Overflow = 0; PC = address (Jump) If Overflow = 1;					

BNZ		Branch if N	lot Zero					
Synta	ax:	BNZ n						
Oper	ands:	-128 ≤ n ≤ ′	127					
Oper	ation:		if Zero bit is '0', (PC) + 2 + 2n \rightarrow PC					
Statu	s Affected:	None						
Enco	ding:	1110	0001	nnnn	nnnn			
Desc	ription:	If the Zero I will branch.		then the	program			
The 2's complement number, '2n', is added to the PC. Since the PC will have incremented to fetch the next instruction, the new address will be PC + 2 + 2n. This instruction is then a two-cycle instruction.								
Word	ls:	1						
Cycle	es:	1(2)						
Q C If Ju	ycle Activity: mp:							
	Q1	Q2	Q3		Q4			
	Decode	Read literal 'n'	Proce Data		Write to PC			
	No	No	No		No			
	operation	operation	operat	ion (operation			
lf No	o Jump:							
	Q1	Q2	Q3		Q4			
	Decode	Read literal	Proce		No			
		ʻn'	Data	a (operation			
Exan		HERE	BNZ (Jump				
	Before Instruc							

PC After Instruction	=	address (HERE)
If Zero PC If Zero PC	= = =	0; address (Jump) 1; address (HERE + 2)

BRA	Unconditio	onal Branch				
Syntax:	BRA n					
Operands:	-1024 ≤ n ≤	≤ 1023				
Operation:	(PC) + 2 +	$2n \rightarrow PC$				
Status Affected:	None					
Encoding:	1101	0nnn nnr	nn nnnn			
Description:	to the PC. incremente instruction, PC + 2 + 2	Add the 2's complement number, '2n', to the PC. Since the PC will have incremented to fetch the next instruction, the new address will be PC + 2 + 2n. This instruction is a two-cycle instruction.				
Words:	1					
Cycles:	2					
Q Cycle Activity	:					
Q1	Q2	Q3	Q4			
Decode	Read literal 'n'	Process Data	Write to PC			
No operation	No operation	No operation	No operation			
Example: Before Instru PC After Instruc PC	= ac	BRA Jump Idress (HERE Idress (Jump	,			

BSF	Bit Set f				
Syntax:	BSF f, b	{,a}			
Operands:	$0 \le f \le 255$ $0 \le b \le 7$ $a \in [0,1]$				
Operation:	$1 \rightarrow \text{f}$				
Status Affected:	None				
Encoding:	1000	bbba	ffff	ffff	
Description:	Bit 'b' in reg	gister 'f' i	s set.		
	If 'a' is '0', the Access Bank is selected If 'a' is '1', the BSR is used to select the GPR bank.				
	If 'a' is '0' a set is enab in Indexed mode wher Section 29 Bit-Oriente Literal Offe	led, this i Literal O never f ≤ 0.2.3 "By ed Instru	nstruction ffset Addre 95 (5Fh). S te-Oriente ctions in	operates essing See ed and Indexed	
Words:	1				
Cycles:	1				
Q Cycle Activity:					
Q1	Q2	Q3	3	Q4	
Decode	Read register 'f'	Proce Data		Write gister 'f'	
Example:	BSF I	FLAG_RE	G, 7, 1		
Before Instruc FLAG_R After Instructic FLAG_R	EG = 0A on				

BTFSC	Bit Test File	, Skip if Clear		BTFSS		Bit Test File	, Skip if Set	
Syntax:	BTFSC f, b	{,a}		Syntax:		BTFSS f, b {	,a}	
Operands:	$0 \leq f \leq 255$			Operands	:	$0 \leq f \leq 255$		
	0 ≤ b ≤ 7 a ∈ [0,1]					0 ≤ b < 7 a ∈ [0,1]		
Operation:	skip if (f)	= 0		Operation	:	skip if (f)	= 1	
Status Affected:	None			Status Aff	ected:	None		
Encoding:	1011	bbba ff	ff ffff	Encoding	:	1010	bbba ffi	ff ffff
Description:	instruction is the next instru- current instru- and a NOP is	gister 'f' is '0', t skipped. If bit ruction fetched uction executio executed instruction.	'b' is '0', then during the n is discarded ead, making	Descriptic	n:	instruction is the next instruction current instruction and a NOP is	gister 'f' is '1', t skipped. If bit ruction fetched uction executio executed inste cle instruction.	'b' is '1', then during the n is discarded
		e Access Banł BSR is used to	is selected. If select the			,	e Access Bank BSR is used to	is selected. If select the
	is enabled, til Indexed Liter whenever f ≤ Section 29.2 Bit-Oriented	d the extended nis instruction ral Offset Addr 95 (5Fh). See 2.3 "Byte-Orie I Instructions et Mode" for d	essing mode nted and in Indexed			set is enable Indexed Liter whenever f ≤ Section 29.2 Bit-Oriented	d the extended d, this instruction ral Offset Addre 95 (5Fh). See 2.3 "Byte-Orie I Instructions et Mode" for de	on operates in essing mode nted and in Indexed
Words:	1			Words:		1		
Cycles:	1(2)			Cycles:		1(2)		
- ,	Note: 3 cy	cles if skip and		-)		Note: 3 cy	cles if skip and	
	by a	2-word instruc	tion.			by a	a 2-word instru	ction.
Q Cycle Activity:		~ ~	<i></i>	Q Cycle	-			<u>.</u>
Q1	Q2	Q3	Q4 No		Q1	Q2	Q3	Q4
Decode	Read register 'f'	Process Data	operation		ecode	Read register 'f'	Process Data	No operation
lf skip:	. egietei i	200	operation	lf skip:		i egietei i	266	oportution
Q1	Q2	Q3	Q4		Q1	Q2	Q3	Q4
No	No	No	No		No	No	No	No
operation	operation	operation	operation	ор	eration	operation	operation	operation
If skip and followed	,			lf skip an		by 2-word inst		
Q1	Q2	Q3	Q4		Q1	Q2	Q3	Q4
No	No operation	No	No		No	No	No	No
operation No	No	operation No	operation No	Op	eration No	operation No	operation No	operation No
operation	operation	operation	operation	ор	eration	operation	operation	operation
Example:	HERE BI FALSE : TRUE :	FSC FLAG	, 1, O	Example:		HERE BI FALSE : TRUE :	FSS FLAG	, 1, 0
Before Instruct PC After Instruction If FLAG< PC If FLAG< PC	= add n 1> = 0; = add 1> = 1;	ress (HERE) ress (TRUE) ress (FALSE)		re Instruct PC Instructio If FLAG PC If FLAG PC	ion = add n = 0; = add 1> = 1;	ress (HERE) ress (FALSE) ress (TRUE)	1
							/	

BTG	Bit Toggle f	BOV	Branch if Overflow
Syntax:	BTG f, b {,a}	Syntax:	BOV n
Operands:	$0 \leq f \leq 255$	Operands:	$-128 \le n \le 127$
	0 ≤ b < 7 a ∈ [0,1]	Operation:	if Overflow bit is '1', (PC) + 2 + 2n \rightarrow PC
Operation:	$(\overline{f{<}b{>}}) \to f{<}b{>}$	Status Affected:	None
Status Affected:	None	Encoding:	1110 0100 nnnn nnnn
Encoding:	0111 bbba ffff ffff	Description:	If the Overflow bit is '1', then the
Description:	Bit 'b' in data memory location 'f' is inverted.		program will branch.
	If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank.		The 2's complement number, '2n', is added to the PC. Since the PC will have incremented to fetch the next instruction, the new address will be
	If 'a' is '0' and the extended instruction		PC + 2 + 2n. This instruction is then a two-cycle instruction.
	set is enabled, this instruction operates in Indexed Literal Offset Addressing	Words:	1
	mode whenever $f \le 95$ (5Fh). See Section 29.2.3 "Byte-Oriented and	Cycles:	1(2)
	Bit-Oriented Instructions in Indexed Literal Offset Mode" for details.	Q Cycle Activity: If Jump:	
Words:	1	Q1	Q2 Q3 Q4
Cycles:	1	Decode	Read literal Process Write to PC
Q Cycle Activity	:	No	'n' Data No No No
Q1	Q2 Q3 Q4	operation	operation operation operation
Decode	Read Process Write	If No Jump:	· · · · · · · · · · · · · · · · · · ·
	register 'f' Data register 'f'	Q1	Q2 Q3 Q4
Example:	BTG PORTC, 4, 0	Decode	Read literal Process No 'n' Data operation
Before Instr	, , -		
PORT		Example:	HERE BOV Jump
After Instruc PORT		Before Instruc PC After Instructi	= address (HERE)
		If Overflu PC If Overflu PC	ow = 1; = address (Jump) ow = 0;

ΒZ		Branch if Z	lero		
Synta	ax:	BZ n			
Oper	ands:	-128 ≤ n ≤ ′	127		
Oper	ation:	if Zero bit is (PC) + 2 + 2	,	;	
Statu	is Affected:	None			
Enco	oding:	1110	0000	nnnn	nnnn
Desc	cription:	If the Zero will branch.	-	then the p	orogram
		The 2's cor added to th incremente instruction, PC + 2 + 2 two-cycle ir	e PC. Sin d to fetcl the new n. This in	nce the P0 n the next address v istruction	C will have will be
Word	ds:	1			
Cycle	es:	1(2)			
Q C If Ju	ycle Activity: imp:				
	Q1	Q2	Q	3	Q4
	Decode	Read literal 'n'	Proce Data		Write to PC
	No	No	No		No
IE NI.	operation	operation	operat	ion o	peration
IT INC	o Jump: Q1	Q2	Q	R	Q4
	Decode	Read literal	Proce		No
		'n'	Data		peration
Exan	nple:	HERE	BZ	Jump	
	Before Instruct PC After Instruction	= ad	dress (HERE)	
	If Zero PC If Zero PC	= 1; = ad = 0;	dress (-	2)

<u> </u>	Subroutine				
Syntax:	CALL k {,s				
Operands:	$0 \le k \le 1048$ s \in [0,1]	8575			
Operation:	$\begin{array}{l} (PC) + 4 \rightarrow \\ k \rightarrow PC < 20 \\ \text{if } s = 1 \\ (W) \rightarrow WS, \\ (STATUS) - \\ (BSR) \rightarrow BS \end{array}$:1>; → STATU	JSS,		
Status Affected:	None				
Encoding: 1st word (k<7:0>) 2nd word(k<19:8>)	1110 1111	110s k ₁₉ kkk	k ₇ k} kkk		kkkk ₀ kkkk ₈
Words:	(PC+ 4) is p If 's' = 1, the registers ar respective s STATUSS a update occe 20-bit value CALL is a tw 2	e W, STA e also pu shadow r and BSR urs (defa e 'k' is loa	ATUS a ushed registe S. If 's ult). TI ded in	and I into rs, V ' = 0 hen, to P	BSR their VS, , no the C<20:1>
Cycles:	2				
Q Cycle Activity:					
Q1	Q2	Q3			Q4
Decode	Read literal 'k'<7:0>,	Push P stac		'k'<	ad literal <19:8>, te to PC
		No			No
No	No				
No operation	NO operation	operat	ion	ор	eration
operation	operation	operat	ion Ther		eration
operation	operation	CALL	THER		eration

CLRF	Clear f			CLR	WDT	Clear Wate	hdog Timer	
Syntax:	CLRF f{,;	a}		Synta	ax:	CLRWDT		
Operands:	$0 \leq f \leq 255$			Oper	ands:	None		
	a ∈ [0,1]			Oper	ation:	$000h \rightarrow Wl$	ЭT,	
Operation:	$\begin{array}{l} 000h \rightarrow f, \\ 1 \rightarrow Z \end{array}$					$1 \rightarrow \overline{\text{TO}},$	OT postscaler	,
Status Affected:	Z					$1 \rightarrow PD$		
Encoding:	0110	101a fff	f ffff		s Affected:	TO, PD		
Description:	Clears the	contents of the	specified		ding:	0000		000 0100
	register.			Desc	ription:		struction reset	
	,	he Access Bar he BSR is used				0		status bits, TO
	lf 'a' is '0' a	nd the extende	ed instruction	Word	ls:	1		
		ed, this instruc	•	Cycle	es:	1		
		Literal Offset A never f ≤ 95 (5F	0	QC	ycle Activity:			
		.2.3 "Byte-Ori	,		Q1	Q2	Q3	Q4
		ed Instructions set Mode" for			Decode	No operation	Process Data	No operation
Words:	1							
Cycles:	1			<u>Exar</u>	nple:	CLRWDT		
Q Cycle Activity	:				Before Instruc		0	
Q1	Q2	Q3	Q4		WDT Co After Instructio		?	
Decode	Read	Process	Write		WDT Co	unter =	00h	
	register 'f'	Data	register 'f'			stscaler =	0	
Example:	CLRF	FLAG_REG,	1		TO PD	=	1 1	
Before Instr FLAG After Instru	_REG = 5A	h						
FLAG		h						

COMF	Compleme	ent f		CPFS	SEQ	Compare f	with W, Skip	if f = W
Syntax:	COMF f	{,d {,a}}		Synta	IX:	CPFSEQ	f {,a}	
Operands:	0 ≤ f ≤ 255			Opera	ands:	$0 \leq f \leq 255$		
operander	d ∈ [0,1]					a ∈ [0,1]		
	a ∈ [0,1]			Operation	ation:	(f) – (W),		
Operation:	$\overline{f} \rightarrow dest$					skip if (f) =	· /	
Status Affected:	N, Z			.		. –	comparison)	
Encoding:	0001	11da ff	ff ffff		s Affected:	None		
0				Enco	•	0110	001a ff:	
Description:	complemer stored in W	nts of register ' nted. If 'd' is '0 /. If 'd' is '1', th k in register 'f'	', the result is le result is	Desc	ription:	location 'f' t performing	o the contents an unsigned s	ubtraction.
	lf 'a' is '0', t	the Access Ba the BSR is use	nk is selected. ed to select the			discarded a	en the fetchec and a NOP is e aking this a two	xecuted
	set is enab in Indexed	Literal Offset /	ction operates Addressing					nk is selected. d to select the
	Section 29 Bit-Oriente	never f ≤ 95 (5 0.2.3 "Byte-Or ed Instruction set Mode" for	iented and is in Indexed			set is enabl in Indexed	nd the extended ed, this instruct Literal Offset A bever f \leq 95 (5)	ction operates Addressing
Words:	1						.2.3 "Byte-Or	,
Cycles:	1					Bit-Oriente	ed Instruction set Mode" for	s in Indexed
Q Cycle Activity:	00	01	04	Word	s:	1		
Q1	Q2	Q3	Q4	Cycle	s:	1(2)		
Decode	Read register 'f'	Process Data	Write to destination	0,000		Note: 3 cy	cles if skip and 2-word instrue	
Example:	COME			QC	cle Activity:			
· · ·	COMF	REG, 0, 0			Q1	Q2	Q3	Q4
Before Instruc REG	tion = 13h				Decode	Read	Process	No
After Instructio				16 - 14		register 'f'	Data	operation
REG	= 13h			lf sk	•	Q2	Q3	04
W	= ECh			ĺ	Q1 No	No	No	Q4 No
					operation	operation	operation	operation
				lf sk	p and followe	d by 2-word in		
					Q1	Q2	Q3	Q4
					No	No	No	No
					operation	operation	operation	operation
					No operation	No operation	No operation	No operation
				Exam		HERE NEQUAL EQUAL	CPFSEQ REG :	1 .
					Before Instruc	ction	RE	

Before Instruction			
PC Address	=	HERE	
W	=	?	
REG	=	?	
After Instruction			
If REG	=	W;	
PC	=	Address	(EQUAL)
If REG	≠	W;	
PC	=	Address	(NEQUAL)

CPFSGT	Compare f	with W, Skip	if f > W	CPF	SLT	Compare f	with W, Skip	if f < W
Syntax:	CPFSGT	f {,a}		Synta	ax:	CPFSLT 1	{,a}	
Operands:	0 ≤ f ≤ 255 a ∈ [0,1]			Oper	ands:	0 ≤ f ≤ 255 a ∈ [0,1]		
Operation:	(f) – (W), skip if (f) > (unsigned c	(W) comparison)		Oper	ation:	(f) – (W), skip if (f) < ((unsigned c	· ·	
Status Affected:	None			Statu	s Affected:	None	ompanson	
Encoding:	0110	010a ff	ff ffff				000. 55	
Description:	location 'f' t	the contents o the contents an unsigned s			oding: pription:	location 'f' t	000a ff: the contents of the contents	f data memory of W by
	contents of instruction i executed in two-cycle ir	WREG, then is discarded a istead, making istruction.	nd a NOP is			If the contents of instruction i	an unsigned s nts of 'f' are le W, then the fe s discarded an stead, making nstruction.	ss than the etched nd a NOP is
	lf 'a' is '1', t GPR bank.	he BSR is use	ed to select the				he Access Bai he BSR is use	
	set is enabl in Indexed mode wher Section 29	nd the extend ed, this instru Literal Offset $/$ never f \leq 95 (5 .2.3 "Byte-Or ed Instruction	ction operates Addressing Fh). See <mark>iented and</mark>	Word	es:		vcles if skip an a 2-word instru	
	Literal Offs	set Mode" for	details.	QC	ycle Activity:	03	02	04
Words:	1				Q1 Decode	Q2 Read	Q3 Process	Q4 No
Cycles:		cycles if skip a		lf sk		register 'f'	Data	operation
	by	a 2-word instr	ruction.		Q1	Q2	Q3	Q4
Q Cycle Activity:	Q2	Q3	04		No	No	No	No
Q1 Decode	Read	Process	Q4 No		operation	operation	operation	operation
Decoue	register 'f'	Data	operation	lf sk	ip and followe	d by 2-word in	struction:	
lf skip:	0				Q1	Q2	Q3	Q4
Q1	Q2	Q3	Q4		No	No	No	No
No	No	No	No		operation	operation	operation	operation
operation	operation	operation	operation		No	No	No	No
If skip and followed	,				operation	operation	operation	operation
Q1 No	Q2	Q3	Q4	-				
operation	No operation	No operation	No operation	Exan	<u>nple:</u>		CPFSLT REG, :	1
No	No	No	No				•	
operation	operation	operation	operation				-	
					Before Instruc PC		dress (HERE	`
Example:	HERE	CPFSGT RE	EG, 0		W	= Au = ?	UIESS (HERE)
	NGREATER	:			After Instructi	on		
	GREATER	:			If REG	< W;		
Before Instruc		droop (HEDE	`		PC If REG	≥ W;		
PC W After Instructio	= ?	dress (here)		PC	= Ad	dress (NLES	S)
If REG PC If REG PC	> W; = Ad ≤ W;	dress (GREA						

DAW	Decimal A	djust W Regis	ster	DECF	Decrement f
Syntax:	DAW			Syntax:	DECF f {,d {,a}}
Operands:	None			Operands:	$0 \leq f \leq 255$
Operation:	•	> 9] or [DC = 1 $6 \rightarrow W < 3:0 >;$			d ∈ [0,1] a ∈ [0,1]
	else			Operation:	$(f) - 1 \rightarrow dest$
	(W<3:0>) –	→ W<3:0>		Status Affected:	C, DC, N, OV, Z
	lf [W<7:4>	> 9] or [C = 1],	then	Encoding:	0000 01da ffff ffff
	```	$6 \rightarrow W < 7:4>;$		Description:	Decrement register 'f'. If 'd' is '0', the
	C = 1 else				result is stored in W. If 'd' is '1', the result is stored back in register 'f'
	(W<7:4>) –	→ W<7:4>			(default).
Status Affected:	С				If 'a' is '0', the Access Bank is selected
Encoding:	0000	0000 000	00 0111		If 'a' is '1', the BSR is used to select the
Description:	DAW adjust	ts the eight-bit	value in W,		GPR bank.
	0	om the earlier a			If 'a' is '0' and the extended instruction set is enabled, this instruction operate:
	•	each in packed	,		in Indexed Literal Offset Addressing
	result.	·			mode whenever $f \le 95$ (5Fh). See
Words:	1				Section 29.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed
Cycles:	1				Literal Offset Mode" for details.
Q Cycle Activity:				Words:	1
Q1	Q2	Q3	Q4	Cycles:	1
Decode	Read register W	Process Data	Write W	Q Cycle Activit	y:
	TEGISLET W	Dala	VV	Q1	Q2 Q3 Q4
Example 1:	DAW			Decode	Read Process Write to register 'f' Data destination
Before Instruc	ction				
W C	= A5h = 0			Example:	DECF CNT, 1, 0
DC	= 0			Before Ins	
After Instructi W	on = 05h			CNT	= 01h
C	= 1			Z After Instru	= 0
DC	= 0			CNT	= 00h
Example 2:				Z	= 1
Before Instruc W	ction = CEh				
C DC	= 0				
After Instructi	0				
W	= 34h				
C DC	= 1 = 0				

DEC	FSZ	Decrement	f, Skip if 0	
Synta	ax:	DECFSZ f	{,d {,a}}	
Oper	ands:	$\begin{array}{l} 0 \leq f \leq 255 \\ d  \in  [0,1] \\ a  \in  [0,1] \end{array}$		
Oper	ation:	(f) – $1 \rightarrow de$ skip if result		
Statu	is Affected:	None		
Enco	oding:	0010	11da ffi	ff ffff
Desc	ription:	decremente placed in W placed back	ts of register " ed. If 'd' is '0', /. If 'd' is '1', th < in register 'f'	the result is ne result is (default).
		which is alread	is '0', the nex eady fetched i s executed in: le instruction.	
				nk is selected. d to select the
		set is enabl in Indexed I mode when Section 29 Bit-Oriente	ed, this instruc ∟iteral Offset / ever f ≤ 95 (5 .2.3 " <mark>Byte-O</mark> r	Fh). See iented and is in Indexed
Word	ls:	1		
Cycle	es:	1(2)		
-		Note: 3 cy	cles if skip an 2-word instru	
-	ycle Activity: Q1	Note: 3 cy	•	
-	ycle Activity:	Note: 3 cy by a	2-word instru	iction.
-	ycle Activity: Q1 Decode	Note: 3 cy by a Q2 Read	2-word instru Q3 Process	Q4 Write to
QC	ycle Activity: Q1 Decode ip: Q1	Note: 3 cy by a Q2 Read register f' Q2	2-word instru Q3 Process Data Q3	Q4 Write to destination Q4
QC	ycle Activity: Q1 Decode ip: Q1 No	Note: 3 cy by a Q2 Read register 'f' Q2 No	2-word instru Q3 Process Data Q3 No	Q4 Write to destination Q4 No
Q C	ycle Activity: Q1 Decode ip: Q1 No operation	Note: 3 cy by a Q2 Read register f Q2 No operation	2-word instru Q3 Process Data Q3 No operation	Q4 Write to destination Q4
Q C	ycle Activity: Q1 Decode ip: Q1 No operation	Note: 3 cy by a Q2 Read register 'f' Q2 No	2-word instru Q3 Process Data Q3 No operation	Q4 Write to destination Q4 No
Q C	ycle Activity: Q1 Decode ip: Q1 No operation ip and followe	Note: 3 cy by a Q2 Read register f Q2 No operation d by 2-word ins	2-word instru Q3 Process Data Q3 No operation struction:	Q4 Write to destination Q4 No operation
Q C	ycle Activity: Q1 Decode ip: Q1 No operation ip and followe Q1 No operation	Note: 3 cy by a Q2 Read register f Q2 No operation d by 2-word ins Q2 No operation	2-word instru Q3 Process Data Q3 No operation struction: Q3 No operation	Q4 Write to destination Q4 No operation Q4 No operation
Q C	ycle Activity: Q1 Decode ip: Q1 No operation ip and followe Q1 No	Note: 3 cy by a Q2 Read register 'f' Q2 No operation d by 2-word in: Q2 No	2-word instru Q3 Process Data Q3 No operation struction: Q3 No	Q4 Write to destination Q4 No operation Q4 No
Q C	ycle Activity: Q1 Decode ip: Q1 No operation ip and followe Q1 No operation No operation	Note: 3 cy by a Q2 Read register 'f' Q2 No operation d by 2-word ins Q2 No operation No	2-word instru Q3 Process Data Q3 No operation struction: Q3 No operation No	Q4 Write to destination Q4 No operation Q4 No operation No
Q C If sk	ycle Activity: Q1 Decode ip: Q1 No operation ip and followe Q1 No operation No operation	Note: 3 cy by a Q2 Read register f Q2 No operation d by 2-word in: Q2 No operation No operation	2-word instru Q3 Process Data Q3 No operation struction: Q3 No operation No operation DECFSZ	Q4 Write to destination Q4 No operation Q4 No operation No operation
Q C If sk If sk	ycle Activity: Q1 Decode ip: Q1 No operation ip and followe Q1 No operation No operation nple: Before Instruct PC	Note: 3 cy by a Q2 Read register 'f' Q2 No operation d by 2-word ins Q2 No operation No operation HERE CONTINUE stion = Address	2-word instru Q3 Process Data Q3 No operation struction: Q3 No operation No operation DECFSZ	Q4 Write to destination Q4 No operation Q4 No operation No operation
Q C If sk If sk	ycle Activity: Q1 Decode ip: Q1 No operation ip and followe Q1 No operation No operation nple: Before Instruct	Note: 3 cy by a Q2 Read register 'f' Q2 No operation d by 2-word ins Q2 No operation No operation HERE CONTINUE tion = Address on = CNT - 1	2-word instru Q3 Process Data Q3 No operation struction: Q3 No operation No operation DECFSZ GOTO	Q4 Write to destination Q4 No operation Q4 No operation No operation
Q C If sk If sk	ycle Activity: Q1 Decode ip: Q1 No operation ip and followe Q1 No operation No operation No operation No operation No operation After Instruction CNT If CNT PC	Note: 3 cy by a Q2 Read register 'f' Q2 No operation d by 2-word ins Q2 No operation No operation HERE CONTINUE tion = Address On = CNT - 1 = 0; = Address	2-word instru Q3 Process Data Q3 No operation struction: Q3 No operation No operation DECFSZ GOTO	Q4 Write to destination Q4 No operation Q4 No operation No operation
Q C If sk If sk	ycle Activity: Q1 Decode ip: Q1 No operation ip and followe Q1 No operation No operation No operation Mo operation No operation After Instructio CNT If CNT	Note: 3 cy by a Q2 Read register 'f' Q2 No operation d by 2-word ins Q2 No operation No operation HERE CONTINUE tion = Address on = CNT - 1	2-word instru Q3 Process Data Q3 No operation struction: Q3 No operation No operation DECFSZ GOTO CONTINUE	Q4 Write to destination Q4 No operation Q4 No operation CNT, 1, 1 LOOP

DCF	SNZ	Decrement	t f, Skip if I	Not 0	
Synta	ax:	DCFSNZ	f {,d {,a}}		
Oper	ands:	$\begin{array}{l} 0 \leq f \leq 255 \\ d  \in  [0,1] \\ a  \in  [0,1] \end{array}$			
Oper	ation:	(f) – $1 \rightarrow de$ skip if resul			
Statu	is Affected:	None			
Enco	oding:	0100	11da i	Efff	ffff
Desc	cription:	The conten decremente placed in W placed bac	ed. If 'd' is ' /. If 'd' is '1'	0', <mark>the</mark> r ', the re	esult is sult is
		If the result instruction discarded a instead, ma instruction.	which is alr and a NOP is	eady fe s execu	tched is ited
		lf 'a' is '0', t If 'a' is '1', t GPR bank.			
		If 'a' is '0' a set is enabl in Indexed mode wher Section 29 Bit-Oriente Literal Offs	ed, this inst Literal Offso never f ≤ 95 .2.3 "Byte- ed Instruct	truction et Addr (5Fh). Orient ions in	operates essing See ed and Indexed
Word	ds:	1			
Cycle	es:		ycles if skip a 2-word in		
QC	ycle Activity:	00			~ (
	Q1 Decode	Q2 Read	Q3 Process		Q4 Vrite to
	Decoue	register 'f'	Data	-	stination
lf sk	ip:		•		
	Q1	Q2	Q3		Q4
	No operation	No operation	No operatior		No peration
lf sk	ip and followed				
	Q1	Q2	Q3		Q4
	No	No	No		No
	operation	operation	operation	n op	peration
	No operation	No operation	No operatior	n op	No peration
<u>Exar</u>	nple:	ZERO	DCFSNZ 1 : :	remp,	1, 0
	Before Instruc TEMP	=	?		
	After Instructic TEMP If TEMP PC If TEMP PC	>n = = ≠ =	TEMP – 0; Address 0; Address	(ZERO	

GOT	0	Unconditi	onal Brai	nch	
Synta	ax:	GOTO k			
Oper	ands:	$0 \le k \le 10^4$	48575		
Oper	ation:	$k \rightarrow PC<2$	0:1>		
Statu	s Affected:	None			
	oding: vord (k<7:0>) word(k<19:8>)	1110 1111	1111 k ₁₉ kkk	k ₇ kki kkkk	0
Desc	ription:	range. The	within enti 20-bit va . GOTO is	re 2-Mt lue 'k' is	nal branch byte memory bloaded into a two-cycle
Word	ls:	2			
Cycle	es:	2			
QC	ycle Activity:				
	Q1	Q2	Q3		Q4
	Decode	Read literal 'k'<7:0>,	No operat	ion	Read literal 'k'<19:8>, Write to PC
	No operation	No operation	No operat	ion	No operation
<u>Exan</u>	nple: After Instructio PC =		CRE CHERE )		

	Increment	f					
Syntax:	INCF f{,	d {,a}}					
Operands:	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$						
Operation:	(f) + 1 $\rightarrow$ d	est					
Status Affected:	C, DC, N,	OV, Z					
Encoding:	0010	10da	ffff	ffff			
Description:	The conter incremente placed in V placed bac	ed. If 'd' is V. If 'd' is	'0', the r '1', the re	esult is esult is			
	If 'a' is '0', ' If 'a' is '1', ' GPR bank.	he BSR i					
	set is enab in Indexed mode when Section 29	Literal Of never f ≤ .2.3 "By	fset Addı 95 (5Fh).	essing See			
	Literal Off			Indexed			
Words:				Indexed			
Words: Cycles:	Literal Off			Indexed			
	Literal Off 1			Indexed			
Cycles:	Literal Off 1		" for det	Indexed			
Cycles: Q Cycle Activity:	Literal Off 1 1	set Mode	ss	i <b>Indexed</b> ails.			
Cycles: Q Cycle Activity: Q1	Literal Off 1 1 Q2 Read	Q3 Proce Data	ss	A Indexed ails. Q4 Write to			
INCF	SZ	Increment	f, Skip if 0				
---------------------------------	---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------	--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------	--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------	----------------------------------------------------------------------------------------------------	--	--	--
Synta	ix:	INCFSZ f	{,d {,a}}				
Opera	ands:	$\begin{array}{l} 0 \leq f \leq 255 \\ d  \in  [0,1] \\ a  \in  [0,1] \end{array}$					
Opera	ation:	(f) + 1 $\rightarrow$ de skip if result	-				
Statu	s Affected:	None					
Enco	ding:	0011	11da ff	ff ffff			
Desc	ription:	incremented placed in W	ts of register 'f d. If 'd' is '0', ti '. If 'd' is '1', th k in register 'f'	he result is ie result is			
		which is alread	is '0', the nex eady fetched i s executed ins le instruction.				
				nk is selected. d to select the			
		set is enable in Indexed I mode when Section 29 Bit-Oriente	If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f ≤ 95 (5Fh). See Section 29.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details.				
Word	s:	1	1				
Cycles:							
Cycle	es:		ycles if skip a a 2-word instr				
-	es: ycle Activity:	Note: 3 c	• •				
-		Note: 3 c	• •				
-	ycle Activity:	Note: 3 c by Q2 Read	Q3 Process	Q4 Write to			
Q C	ycle Activity: Q1 Decode	Note: 3 c by Q2	a 2-word instr Q3	Puction.			
-	ycle Activity: Q1 Decode	Note: 3 c by Q2 Read register f	2-word instr Q3 Process Data	Q4 Write to destination			
Q C	ycle Activity: Q1 Decode	Note: 3 c by Q2 Read	Q3 Process	Q4 Write to			
Q C	ycle Activity: Q1 Decode ip: Q1	Note: 3 c by Q2 Read register f	a 2-word instr Q3 Process Data Q3	Q4 Write to destination Q4			
Q C If sk	ycle Activity: Q1 Decode ip: Q1 No operation	Note: 3 c by Q2 Read register f Q2 No	Q3 Process Data Q3 No operation	Q4 Write to destination Q4 No			
Q C If sk	ycle Activity: Q1 Decode ip: Q1 No operation	Note: 3 c by Q2 Read register f Q2 No operation	Q3 Process Data Q3 No operation	Q4 Write to destination Q4 No			
Q C If sk	ycle Activity: Q1 Decode ip: Q1 No operation ip and follower Q1 No	Note: 3 c by Q2 Read register f Q2 No operation d by 2-word ins Q2 No	A 2-word instr Q3 Process Data Q3 No operation struction: Q3 No	Q4 Write to destination Q4 No operation Q4 No			
Q C If sk	ycle Activity: Q1 Decode ip: Q1 No operation ip and follower Q1 No operation	Note: 3 c by Q2 Read register f Q2 No operation d by 2-word ins Q2 No operation	Q3 Process Data Q3 No operation struction: Q3 No operation	Q4 Write to destination Q4 No operation Q4 No operation			
Q C If sk	ycle Activity: Q1 Decode ip: Q1 No operation ip and follower Q1 No operation No	Note: 3 c by Q2 Read register 'f' Q2 No operation d by 2-word ins Q2 No operation No	Q3 Process Data Q3 No operation struction: Q3 No operation No No	Q4 Write to destination Q4 No operation Q4 No operation No			
Q C If sk	ycle Activity: Q1 Decode ip: Q1 No operation ip and follower Q1 No operation	Note: 3 c by Q2 Read register f Q2 No operation d by 2-word ins Q2 No operation	Q3 Process Data Q3 No operation struction: Q3 No operation	Q4 Write to destination Q4 No operation Q4 No operation			
Q C If sk	ycle Activity: Q1 Decode p: Q1 No operation p and follower Q1 No operation No operation	Note: 3 c by Q2 Read register f Q2 No operation d by 2-word ins Q2 No operation No operation	A 2-word instr Q3 Process Data Q3 No operation Struction: Q3 No operation No operation	Q4 Write to destination Q4 No operation Q4 No operation No			
Q C If ski If ski Exam	ycle Activity: Q1 Decode ip: Q1 No operation ip and follower Q1 No operation No operation nple: Before Instruct	Note: 3 c by Q2 Read register 'f' Q2 No operation d by 2-word ins Q2 No operation No operation No operation No operation	A 2-word instr Q3 Process Data Q3 No operation struction: Q3 No operation No operation	Q4 Write to destination Q4 No operation Q4 No operation No operation			
Q C If ski If ski Exam	ycle Activity: Q1 Decode ip: Q1 No operation ip and follower Q1 No operation No operation nple: Before Instruct PC After Instruction	Note: 3 c by Q2 Read register 'f' Q2 No operation d by 2-word ins Q2 No operation No operation No operation No operation	A 2-word instr Q3 Process Data Q3 No operation struction: Q3 No operation No operation	Q4 Write to destination Q4 No operation Q4 No operation No operation			
Q C If ski If ski Exam	ycle Activity: Q1 Decode ip: Q1 No operation ip and follower Q1 No operation No operation nple: Before Instruc PC	Note: 3 c by Q2 Read register 'f' Q2 No operation d by 2-word ins Q2 No operation No operation No operation No operation No operation EXERO EXERO EXERO EXERO EXERO EXERO EXERO EXERO EXERO EXERO EXERO EXERO EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXEX	A 2-word instr Q3 Process Data Q3 No operation struction: Q3 No operation No operation	Q4 Write to destination Q4 No operation Q4 No operation No operation			
Q C If ski If ski Exam	ycle Activity: Q1 Decode p: Q1 No operation p and follower Q1 No operation No operation No operation No operation No operation After Instructor CNT If CNT PC	Note: 3 c by Q2 Read register 'f' Q2 No operation d by 2-word ins Q2 No operation No operation No operation No operation No operation No operation No operation No operation No operation No operation No operation No operation No operation No operation No operation No operation No operation No operation No operation No operation No operation No operation No operation No operation No operation No operation No operation No operation No operation No operation No operation No operation No operation No operation No operation No operation No operation No operation No operation No operation No operation No operation No operation No operation No operation S S S S S S S S S S S S S S S S S S S	a 2-word instr Q3 Process Data Q3 No operation struction: Q3 No operation No operation	Q4 Write to destination Q4 No operation Q4 No operation No operation			
Q C If ski If ski Exam	ycle Activity: Q1 Decode ip: Q1 No operation ip and follower Q1 No operation No operation nple: Before Instructio PC After Instructio CNT If CNT	Note: 3 c by Q2 Read register f Q2 No operation d by 2-word ins Q2 No operation d by 2-word ins Q2 No operation No operation No operation No operation No operation No operation SERO EXERO EXERO EXERO EXERO EXERO EXERO EXERO EXERO EXERO EXERC EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXERD EXER	a 2-word instr Q3 Process Data Q3 No operation struction: Q3 No operation No operation No operation	Q4 Write to destination Q4 No operation Q4 No operation No operation			

	Not 0		
Z f {,d {,a}}			
255			
1]			
-			
0 10da	ffff	ffff	
incremented. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is placed back in register 'f' (default).			
tion which is a ded and a NOI d, making it a	already fe is execu		
'1', the BSR i			
If 'a' is '0' and the extended instruct set is enabled, this instruction opera in Indexed Literal Offset Addressing mode whenever f ≤ 95 (5Fh). See Section 29.2.3 "Byte-Oriented an Bit-Oriented Instructions in Index			
	•		
02		04	
		Q4 Vrite to	
		stination	
Q3		Q4	
No			
operation operation operation			
		No peration	
rd instruction:		peration	
ord instruction: Q3		Q4	
rd instruction:		peration	
ord instruction: Q3 No		Q4 No	
rd instruction: Q3 No on operati	ion or	Q4 No peration	
ord instruction: Q3 No on operati	ion or	Q4 No peration No peration	
INFSNZ	ion or ion or REG, 1	Q4 No peration No peration	
INFSNZ	ion or ion or REG, 1	Q4 No peration No peration	
INFSNZ	ion or ion or REG, 1	Q4 No peration No peration	
dress (HERE	ion or ion or REG, 1	Q4 No peration No peration	
	A sented. If 'd' is in W. If 'd' is back in regis esult is not '0' tion which is a ded and a NOI d, making it a tion. '0', the Access '1', the BSR i bank. '0' and the ex- enabled, this in exed Literal Off whenever f < 9 on 29.2.3 "Bytic iented Instrue Offset Model 3 cycles if sk by a 2-word Q3 Proce Data	→ dest, result ≠ 0 0 10da ffff ontents of register 'f' are hented. If 'd' is '0', the re 1 in W. If 'd' is '1', the re 1 back in register 'f' (defi- esult is not '0', the next tion which is already fe ded and a NOP is execu- d, making it a two-cycle tion. '0', the Access Bank is '1', the BSR is used to hank. '0' and the extended in enabled, this instruction exed Literal Offset Addre whenever f ≤ 95 (5Fh). In 29.2.3 "Byte-Oriented iented Instructions in 0 Offset Mode" for deta 3 cycles if skip and fol by a 2-word instruction Q3 Process V Call Process V 'f' Data deta	

IORLW	Inclusive (	Inclusive OR Literal with W				
Syntax:	IORLW k					
Operands:	$0 \le k \le 255$	5				
Operation:	(W) .OR. k	$\rightarrow$ W				
Status Affected:	N, Z					
Encoding:	0000	1001	kkk.	k	kkkk	
Description:	The conter eight-bit lite in W.			•••••		
Words:	1					
Cycles:	1					
Q Cycle Activity:						
Q1	Q2	Q3	8		Q4	
Decode	Read literal 'k'	Proce Data		W	rite to W	
Example:	IORLW	35h				
Before Instruc W	tion = 9Ah					

BFh

=

IORWF	Inclusive C	R W with f			
Syntax:	IORWF f	{,d {,a}}			
Operands:	$\begin{array}{l} 0 \leq f \leq 255 \\ d  \in  [0,1] \\ a  \in  [0,1] \end{array}$				
Operation:	(W) .OR. (f)	$\rightarrow$ dest			
Status Affected:	N, Z				
Encoding:	0001	00da f	fff	ffff	
Description:	<ul> <li>Inclusive OR W with register 'f'. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is placed back in register 'f' (default).</li> </ul>				
		If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank.			
	set is enabl in Indexed I mode when Section 29 Bit-Oriente	If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f ≤ 95 (5Fh). See Section 29.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details.			
Words:	1				
Cycles:	1				
Q Cycle Activity:					
Q1	Q2	Q3		Q4	
Decode	Read register 'f'	Process Data	-	Vrite to stination	
Example: Before Instru	iction	ESULT, 0,	1		

RESULT = W = 13h 91h After Instruction RESULT = W = 13h 93h

After Instruction W

LFS	र	Load FSR	Load FSR				
Synta	ax:	LFSR f, k					
Oper	ands:	$\begin{array}{l} 0 \leq f \leq 2 \\ 0 \leq k \leq 409 \end{array}$	$\begin{array}{l} 0 \leq f \leq 2 \\ 0 \leq k \leq 4095 \end{array}$				
Oper	ation:	$k\toFSRf$					
Statu	is Affected:	None					
Enco	oding:	1110 1111	1110 0000	00f k ₇ kl		k ₁₁ kkk kkkk	
Desc	cription:	The 12-bit file select r					
Word	ls:	2					
Cycle	es:	2					
QC	ycle Activity:						
	Q1	Q2	Q3			Q4	
	Decode	Read literal 'k' MSB	Process Data Process Data		Write literal 'k' MSB to FSRfH		
	Decode	Read literal 'k' LSB			Write literal 'k' to FSRfL		
<u>Exan</u>	nple: After Instructio FSR2H FSR2L	LFSR 2, on = 03 = AE	h				

MOVF	Move f					
Syntax:	MOVF f{	,d {,a}}				
Operands:	$\begin{array}{l} 0 \leq f \leq 255 \\ d \in [0,1] \\ a \in [0,1] \end{array}$	d ∈ [0,1]				
Operation:	$f \to dest$	$f \rightarrow dest$				
Status Affected:	N, Z					
Encoding:	0101	00da	ffff	ffff		
Description:	a destination status of 'd placed in V placed bac	The contents of register 'f' are moved to a destination dependent upon the status of 'd'. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is placed back in register 'f' (default). Location 'f' can be anywhere in the				
	If 'a' is '0', f If 'a' is '1', f GPR bank.	he BSR i				
	If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f ≤ 95 (5Fh). See Section 29.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details.					
Words:	1					
Cycles:	1					
Q Cycle Activity:						
Q1	Q2	Q3	3	Q4		
Decode	Read register 'f'	Proce Data		Write W		
Example:	MOVF R	EG, 0,	0			
Before Instruc REG W	= 22					
W = FFh After Instruction REG = 22h W = 22h						

MOV	FF	Move f to t	F			
Synta	ax:	MOVFF fg	,f _d			
Oper	ands:	$0 \le f_s \le 409$ $0 \le f_d \le 409$				
Oper	ation:	$(f_s) \to f_d$				
Statu	s Affected:	None				
	ding: ord (source) word (destin.)	1100 1111	ffff ffff	ffff ffff	ffff _s ffff _d	
Desc	ription:	moved to d Location of in the 4096 FFFh) and	The contents of source register $f_s$ ' are moved to destination register $f_d$ '. Location of source 'f_s' can be anywhere in the 4096-byte data space (000h to FFFh) and location of destination 'f_d' can also be anywhere from 000h to FFFh			
		Either sour (a useful s			an be W	
		transferring peripheral	MOVFF is particularly useful for transferring a data memory location to a peripheral register (such as the transmit buffer or an I/O port).			
		PCL, TOSI	The MOVFF instruction cannot use the PCL, TOSU, TOSH or TOSL as the destination register			
Word	ls:	2	2			
Cycle	es:	2				
QC	ycle Activity:					
	Q1	Q2	Q3		Q4	
	Decode	Read register 'f' (src)	Proce Data		No peration	
	Decode	No operation No dummy read	No operat	ion re	Write gister 'f' (dest)	
Example:		MOVFF	REG1, R	EG2		
	Before Instruc REG1 REG2	= 33 = 11				
After Instruction REG1 = 33h REG2 = 33h						

MOVLB Move Literal to Low Nibble in BS				n BSR	
Syntax:	MOVLW k	(			
Operands:	$0 \le k \le 255$				
Operation:	$k \to BSR$				
Status Affected:	None				
Encoding:	0000	0001	kkk	k	kkkk
Description:	The eight-b Bank Selec of BSR<7:4 regardless	t Registe I> always	er (BSI s rema	R). T ains '	<b>he value</b> 0'
Words:	1				
Cycles:	1				
Q Cycle Activity:					
Q1	Q2	Q3			Q4
Decode	Read literal 'k'	Proce Data			te literal to BSR
Example:	MOVLB	5			
Boforo Instruc		-			

Before Instruction BSR Register = 02h After Instruction BSR Register = 05h

ΜΟν	'LW	Move Lite	Move Literal to W				
Synta	ax:	MOVLW	k				
Oper	ands:	$0 \le k \le 25$	5				
Oper	ation:	$k\toW$					
Statu	s Affected:	None					
Enco	oding:	0000	1110	kkkl	k	kkkk	
Desc	ription:	The eight-	The eight-bit literal 'k' is loaded into W.				
Words:		1					
Cycle	es:	1	1				
QC	ycle Activity:						
	Q1	Q2	Q3	5	Q4		
	Decode	Read literal 'k'	Proce Data			rite to W	
Example:		MOVLW	5Ah				
After Instruction W = 5Ah							

MOVWF	Move W to	) f		
Syntax:	MOVWF	f {,a}		
Operands:	0 ≤ f ≤ 255 a ∈ [0,1]			
Operation:	$(W)\tof$			
Status Affected:	None			
Encoding:	0110	111a	ffff	ffff
Description:	Move data Location 'f' 256-byte b	can be a	•	
	If 'a' is '0', f If 'a' is '1', f GPR bank.	he BSR i		
	If 'a' is '0' a set is enab in Indexed mode when Section 29 Bit-Oriente Literal Offe	led, this i Literal Of never f ≤ 0.2.3 "Byt ed Instru	nstruction fset Add 95 (5Fh). te-Orient ctions in	n operates ressing See ted and Indexed
Words:	1			
Cycles:	1			
Q Cycle Activity:				
Q1	Q2	Q3		Q4
Decode	Read	Proce Data		Write
	register 'f'	Data		egister 'f'
Example:	MOVWF	REG, 0		
Before Instruc W REG After Instructio	= 4Fh = FFh			
W REG	= 4Fh = 4Fh			

MULLW	Multiply Li	iteral with W		MULWF	Multiply W w	vith f		
Syntax:	MULLW	k		Syntax:	MULWF f{	,a}		
Operands:	$0 \le k \le 255$	5		Operands:	$0 \leq f \leq 255$			
Operation:	(W) x k $\rightarrow$	PRODH:PRO	DL		a ∈ [0,1]			
Status Affected:	None			Operation:	(W) x (f) $\rightarrow$ P	(W) x (f) $\rightarrow$ PRODH:PRODL		
Encoding:	0000	1101 kk	kk kkkk	Status Affected:	None			
Description:	An unsigne	ed multiplication	n is carried	Encoding:	0000	001a ffi	ff ffff	
	out betwee 8-bit literal placed in th	n the contents 'k'. The 16-bit	s of W and the result is RODL register	Description:	between the register file lo stored in the	PRODH:PRO	and the 16-bit result is DL register	
	W is unchanged. None of the Status flags are affected.				pair. PRODH W and 'f' are		nigh byte. Both	
						Status flags ar	e affected.	
	possible in		w nor Carry is . A Zero result ed.				nor Carry is A Zero result is	
Words:	1				If 'a' is '0' the	Access Bank	k is selected. If	
Cycles: Q Cycle Activity:	1					3SR is used to		
Q1	Q2	Q3	Q4		If 'a' is '0' and	the extended	instruction set	
Decode	Read literal 'k'	Process Data	Write registers PRODH: PRODL		Indexed Liter whenever f ≤ Section 29.2 Bit-Oriented	is instruction of al Offset Addr 95 (5Fh). See .3 "Byte-Orie Instructions t Mode" for d	essing mode nted and in Indexed	
Example:	MULLW	0C4h		Words:	1			
Before Instruct W	ion = E2	2h		Cycles:	1			
PRODH	= ?	-11		Q Cycle Activity:				
PRODL After Instruction	= ? n			Q1	Q2	Q3	Q4	
W PRODH PRODL	= E2 = AE = 08	Dh		Decode	Read register 'f'	Process Data	Write registers PRODH: PRODL	
				Example:	MULWF	REG, 1		

Before Instruction W REG PRODH PRODL	= = =	C4h B5h ? ?
After Instruction W REG PRODH PRODL	= = =	C4h B5h 8Ah 94h

NEGF	Negate f				
Syntax:	NEGF f	{,a}			
Operands:	$\begin{array}{l} 0 \leq f \leq 255 \\ a \in [0,1] \end{array}$				
Operation:	$(\overline{f}) + 1 \rightarrow f$				
Status Affected:	N, OV, C,	DC, Z			
Encoding:	0110	110a	ffff	ffff	
Description:	Location 'f' is negated using two's complement. The result is placed in the data memory location 'f'.				
	If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank.				
	If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f ≤ 95 (5Fh). See Section 29.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details.				
Words:	1				
Cycles:	1				
Q Cycle Activity:					
Q1	Q2	Q3	3	Q4	

Q1	Q2	Q3	Q4
Decode	Read	Process	Write
	register 'f'	Data	register 'f'

Example:	NEGF	REG,	1

Before Instru	ction			
REG	=	0011	1010	[3Ah]
After Instructi	on			
REG	=	1100	0110	[C6h]

NOP		No Operation					
Synta	ax:	NOP	NOP				
Oper	ands:	None					
Oper	ation:	No operation					
Statu	s Affected:	None					
Enco	ding:	0000 1111	0000 xxxx	000 xxx	-	0000 xxxx	
Desc	ription:	No operation.					
Word	ls:	1					
Cycle	es:	1					
Q Cycle Activity:							
	Q1	Q2	Q	3		Q4	
	Decode	No operation	No operat		ор	No peration	

Example:

None.

POP	Pop Top of Return Stack				
Syntax:	POP				
Operands:	None				
Operation:	$(TOS) \rightarrow b$	it bucket			
Status Affected:	None	None			
Encoding:	0000	0000 00	00 0110		
Description:	The TOS value is pulled off the return stack and is discarded. The TOS value then becomes the previous value that was pushed onto the return stack. This instruction is provided to enable the user to properly manage the return stack to incorporate a software stack.				
Words:	1				
Cycles:	1				
Q Cycle Activity:					
Q1	Q2	Q3	Q4		
Decode	No	POP TOS	No		
	operation	value	operation		
Example:	POP GOTO	NEW			
Before Instruction TOS Stack (1 level down)		= 0031/ = 01433			
After Instruction TOS PC		= 01433 = NEW	32h		

PUS	н	Push Top o	Push Top of Return Stack			
Synta	ax:	PUSH				
Oper	ands:	None				
Oper	ation:	$(PC + 2) \rightarrow$	TOS			
Statu	is Affected:	None				
Enco	oding:	0000	0000	000	00	0101
Description: The PC + 2 the return st value is pus This instruct software sta then pushing			tack. shed d tion a ack by	The prev lown on t llows imp modifyir	ious the s blem ng T	TOS stack. enting a OS and
Word	ls:	1				
Cycle	es:	1				
QC	ycle Activity:					
	Q1	Q2		Q3		Q4
	Decode	PUSH PC + 2 onto return stack		No ration	ор	No eration
Exan	nple:	PUSH				
	Before Instruc TOS PC	tion	= =	345Ah 0124h		
After Instruction PC TOS Stack (1 lev		on	=	0126h		

RCA	LL	Relative C	all			
Synta	ax:	RCALL n	l			
Oper	ands:	-1024 ≤ n ≤	≤ 1023			
Oper	ation:	· · ·	$\begin{array}{l} (PC) + 2 \rightarrow TOS, \\ (PC) + 2 + 2n \rightarrow PC \end{array}$			
Statu	s Affected:	None				
Enco	ding:	1101	1nnn	nnn	n nnnn	
Desc	ription:	Subroutine call with a jump up to 1K from the current location. First, return address (PC + 2) is pushed onto the stack. Then, add the 2's complement number '2n' to the PC. Since the PC will have incremented to fetch the next instruction, the new address will be PC + 2 + 2n. This instruction is a two-cycle instruction.				
Word	ls:	1	1			
Cycle	es:	2				
QC	ycle Activity:					
	Q1	Q2	Q	3	Q4	
	Decode	Read literal 'n'	Proce Data		Write to PC	
		PUSH PC to stack				
	No	No	No	T	No	

operation

RES	ET	Reset				
Synta	ax:	RESET				
Oper	ands:	None				
Oper	ation:	Reset all registers and flags that are affected by a MCLR Reset.				
Status Affected: All						
Enco	oding:	0000	0000	111	.1	1111
Desc	cription:	This instrue				
Word	ls:	1				
Cycle	es:	1				
QC	ycle Activity:					
	Q1	Q2	Q3	3		Q4
	Decode	Start	No			No
		reset	operat	ion	ор	eration

Example:

•	Instri	iction	

After Instruction	
Registers =	Reset Value
Flags* =	Reset Value

RESET

Example: HERE RCALL Jump

operation

operation

Before Instruction

operation

PC = Address (HERE) After Instruction PC = TOS= Address (Jump) Address (HERE + 2)

RETI	ETFIE Return from Interrupt				
Synta	ax:	RETFIE {s	;}		
Oper	ands:	$s \in [0,1]$			
Oper	peration: (TOS) $\rightarrow$ PC, $1 \rightarrow$ GIE/GIEH or PEIE/GIEL; if s = 1, (WS) $\rightarrow$ W, (STATUSS) $\rightarrow$ STATUS, (BSRS) $\rightarrow$ BSR, PCLATU, PCLATH are unchanged				
Statu	s Affected:	GIE/GIEH,	PEIE/GIEL.		
Enco	ding:	0000	0000 000	01 000s	
Description: Return from interrupt. and Top-of-Stack (TOS the PC. Interrupts are setting either the high Global Interrupt Enabl contents of the shado STATUSS and BSRS their corresponding re STATUS and BSR. If			Stack (TOS) is errupts are ena- er the high or I rupt Enable bi the shadow re and BSRS are ponding regist	s loaded into abled by ow-priority t. If 's' = 1, the egisters WS, loaded into ters W, a 0, no update	
Word	ls.	1		()	
Cycle		2			
	ycle Activity:	_			
~ •	Q1	Q2	Q3	Q4	
	Decode	No operation	No operation	POP PC from stack Set GIEH or GIEL	
	No	No	No	No	
	operation	operation	operation	operation	
Example: RETFIE 1 After Interrupt PC = TOS W = WS BSR = BSRS STATUS = STATUSS GIE/GIEH, PEIE/GIEL = 1					

RETLW	Return Lite	eral to W				
Syntax:	RETLW k					
Operands:	$0 \le k \le 255$					
Operation:	$k \rightarrow W$ , (TOS) $\rightarrow P0$ PCLATU, P	C, CLATH are	unchanged			
Status Affected:	None					
Encoding:	0000	1100 k	kkk kkkk			
Description:	W is loaded with the eight-bit literal 'k'. The Program Counter is loaded from the top of the stack (the return address). The high address latch (PCLATH) remains unchanged.					
Words:	1					
Cycles:	2					
Q Cycle Activity:	-					
Q1	Q2	Q3	Q4			
Decode	Read literal 'k'	Process Data	POP PC from stack, write to W			
No	No	No	No			
operation	operation	operation	operation			
Example:						
CALL TABLE	; W contains table ; offset value ; W now has ; table value					
:						
: TABLE						
	; W = offs	set				
TABLE	; W = offs ; Begin ta					
TABLE ADDWF PCL						

CALL TABLE	;	W contains tabl
	;	offset value
	;	W now has
	;	table value
:		
BLE		
ADDWF PCL	;	W = offset
RETLW k0	;	Begin table
RETLW kl	;	
:		
:		
RETLW kn	;	End of table

#### Before Instruction

W	=	07h
After Instruc	tion	
W	=	value of kn

RET	JRN	Return from Subroutine				
Synta	ax:	RETURN	{S}			
Oper	ands:	$s \in [0,1]$				
Oper	ation:	$(TOS) \rightarrow PC;$ if s = 1, $(WS) \rightarrow W,$ $(STATUSS) \rightarrow STATUS,$ $(BSRS) \rightarrow BSR,$ PCLATU, PCLATH are unchanged				
Statu	s Affected:	None				
Enco	ding:	0000	0000	0001	001s	
Desc	ription:	Return from subroutine. The stack is popped and the top of the stack (TOS) is loaded into the Program Counter. If 's' = 1, the contents of the shadow registers WS, STATUSS and BSRS are loaded into their corresponding registers W, STATUS and BSR. If 's' = 0, no update of these registers occurs (default).				
Word	ls:	1				
Cycle	es:	2				
QC	ycle Activity:					
	Q1	Q2	Q	3	Q4	
	Decode	No operation	Proce Data		POP PC om stack	
	No operation	No operation	No operat		No peration	
<u>Exan</u>	<u>nple:</u>	RETURN				

After Instruction: PC = TOS

		f through Car	ry				
Syntax:	RLCF f{	d {,a}}					
Operands:	$0 \leq f \leq 255$						
	$d \in [0,1]$						
<b>a</b> "	a ∈ [0,1]						
Operation:	$(f < n >) \rightarrow de$ $(f < 7 >) \rightarrow C,$	st <n +="" 1="">,</n>					
	$(C) \rightarrow dest <$	0>					
Status Affected:	C, N, Z						
Encoding:	0011	01da fff	f ffff				
Description:		s of register 'f'					
Decomption.		e left through t					
		e result is place					
	is '1', the res 'f' (default).	sult is stored ba	ack in registe				
		e Access Ban					
	lf 'a' is '1', th GPR bank.	e BSR is used	I to select the				
	lf 'a' is '0' ar	d the extende	d instruction				
		ed, this instruct	•				
		iteral Offset Ao ever f ≤ 95 (5F					
	Section 29.	2.3 " <mark>Byte-Ori</mark> e	ented and				
		d Instructions					
	Literal Offs	et Mode" for d	letails.				
	C	<ul> <li>register</li> </ul>	rf 🗕				
\A/							
	1						
Cycles:	1 1						
Cycles: Q Cycle Activity:	1						
Cycles: Q Cycle Activity: Q1	1 Q2	Q3	Q4				
	1 Q2 Read	Process	Write to				
Cycles: Q Cycle Activity: Q1	1 Q2						
Cycles: Q Cycle Activity: Q1 Decode	1 Q2 Read register 'f'	Process Data	Write to destination				
Cycles: Q Cycle Activity: Q1 Decode Example:	1 Q2 Read register 'f' RLCF	Process	Write to destination				
Cycles: Q Cycle Activity: Q1 Decode	1 Q2 Read register 'f' RLCF	Process Data REG, 0,	Write to destination				
Cycles: Q Cycle Activity: Q1 Decode Example: Before Instruct REG C	1 Q2 Read register 'f' RLCF ction = 1110 = 0	Process Data REG, 0,	Write to destination				
Cycles: Q Cycle Activity: Q1 Decode Example: Before Instruct REG C After Instruction	1 Q2 Read register 'f' RLCF ction = 1110 = 0 on	Process Data REG, 0,	Write to destination				
Cycles: Q Cycle Activity: Q1 Decode Example: Before Instruct REG C After Instruction REG W	1 Q2 Read register 'f' RLCF Ction = 1110 = 0 on = 1110 = 1100	Process Data REG, 0, 0110	Write to destination				
Cycles: Q Cycle Activity: Q1 Decode Example: Before Instruct REG C After Instruction REG	1 Q2 Read register 'f' RLCF ction = 1110 = 0 on = 1110	Process Data REG, 0, 0110	Write to destination				
Cycles: Q Cycle Activity: Q1 Decode Example: Before Instruct REG C After Instruction REG W	1 Q2 Read register 'f' RLCF Ction = 1110 = 0 on = 1110 = 1100	Process Data REG, 0, 0110	Write to destination				
Cycles: Q Cycle Activity: Q1 Decode Example: Before Instruct REG C After Instruction REG W	1 Q2 Read register 'f' RLCF Ction = 1110 = 0 on = 1110 = 1100	Process Data REG, 0, 0110	Write to destination				
Cycles: Q Cycle Activity: Q1 Decode Example: Before Instruct REG C After Instruction REG W	1 Q2 Read register 'f' RLCF Ction = 1110 = 0 on = 1110 = 1100	Process Data REG, 0, 0110	Write to destination				

RLNCF	Rotate Let	Rotate Left f (No Carry)				
Syntax:	RLNCF	f {,d {,a}}				
Operands:	$\begin{array}{l} 0 \leq f \leq 255 \\ d  \in  [0,1] \\ a  \in  [0,1] \end{array}$	i				
Operation:	$(f \le n >) \rightarrow d$ $(f \le 7 >) \rightarrow d$	lest <n +="" 1="">, lest&lt;0&gt;</n>				
Status Affected:	N, Z					
Encoding:	0100	01da ff:	ff ffff			
Description:	one bit to t is placed ir	The contents of register 'f' are rotated one bit to the left. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is stored back in register 'f' (default).				
	If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank.					
	in Indexed	Literal Offset	Addressing			
	mode whe Section 29 Bit-Orient	Literal Offset / never f ≤ 95 (5 9.2.3 "Byte-Or ed Instruction set Mode" for	iented and is in Indexed			
	mode whe Section 29 Bit-Orient	never f ≤ 95 (5 9.2.3 "Byte-Or ed Instructior	Fh). See Fiented and Ins in Indexed Indetails.			
Words:	mode whe Section 29 Bit-Orient	never f ≤ 95 (5 9.2.3 "Byte-Or ed Instruction set Mode" for	Fh). See Fiented and Ins in Indexed Indetails.			
Words: Cycles:	mode whe Section 29 Bit-Orient Literal Off	never f ≤ 95 (5 9.2.3 "Byte-Or ed Instruction set Mode" for	Fh). See Fiented and Ins in Indexed Indetails.			
	mode whe Section 29 Bit-Orient Literal Off	never f ≤ 95 (5 9.2.3 "Byte-Or ed Instruction set Mode" for	Fh). See Fiented and Ins in Indexed Indetails.			
Cycles:	mode whe Section 29 Bit-Orient Literal Off	never f ≤ 95 (5 9.2.3 "Byte-Or ed Instruction set Mode" for	Fh). See Fiented and Ins in Indexed Indetails.			
Cycles: Q Cycle Activity:	mode whe Section 25 Bit-Orient Literal Off 1	never f ≤ 95 (5 9.2.3 "Byte-Or ed Instructior fset Mode" for register f	Fh). See riented and is in Indexed details.			
Cycles: Q Cycle Activity: Q1	mode whe Section 25 Bit-Orient Literal Off 1 1 1 Q2 Read	never f ≤ 95 (5 9.2.3 "Byte-Or ed Instructior set Mode" for register f Q3 Process	Fh). See riented and is in Indexed details. Q4 Write to destination			
Cycles: Q Cycle Activity: Q1 Decode	mode whe Section 25 Bit-Orient Literal Off 1 1 1 2 Q2 Read register 'f' RLNCF	ever f ≤ 95 (5 9.2.3 "Byte-Or ed Instruction (set Mode" for register f Q3 Process Data	Fh). See riented and is in Indexed details. Q4 Write to destination			
Cycles: Q Cycle Activity: Q1 Decode Example: Before Instruc REG	mode whe Section 25 Bit-Oriente Literal Off 1 1 1 Q2 Read register 'f' RLNCF tion = 1010 1	ever f ≤ 95 (5 9.2.3 "Byte-Or ed Instruction fiset Mode" for register f Q3 Process Data REG, 1,	Fh). See riented and is in Indexed details. Q4 Write to destination			
Cycles: Q Cycle Activity: Q1 Decode Example: Before Instruc	mode whe Section 25 Bit-Oriente Literal Off 1 1 1 Q2 Read register 'f' RLNCF tion = 1010 1	ever f ≤ 95 (5 9.2.3 "Byte-Or ed Instruction set Mode" for register f Q3 Process Data REG, 1, 1.011	Fh). See riented and is in Indexed details. Q4 Write to destination			

RRCF	Rotate Right f through Carry				
Syntax:	RRCF f{,	d {,a}}			
Operands:	$0 \le f \le 255$				
	d ∈ [0,1] a ∈ [0,1]				
Operation:	$(f < n >) \rightarrow de$	est <n 1<="" td="" –=""><td>&gt;.</td><td></td></n>	>.		
	$(f<0>) \rightarrow C$ (C) $\rightarrow dest$	,	,		
Status Affected:	C, N, Z				
Encoding:	0011	00da	ffff	ffff	
Description:	The contents of register 'f' are rotated one bit to the right through the Carry flag. If 'd' is '0', the result is placed in ' If 'd' is '1', the result is placed back in register 'f' (default).				
	If 'a' is '0', the Access Bank is selecte If 'a' is '1', the BSR is used to select th GPR bank.				
	set is enabl in Indexed	,			
	in Indexed mode when Section 29 Bit-Oriente Literal Offs	Literal Of ever f ≤ 9 .2.3 "Byt ed Instructions set Mode	fset Add 95 (5Fh te-Orier ctions i e" for de	dressing ). See nted and in Indexed	
	in Indexed mode when Section 29 Bit-Oriente	Literal Of ever f ≤ 9 .2.3 "Byt ed Instructions set Mode	fset Add 95 (5Fh t <mark>e-Orie</mark> r ctions i	dressing ). See nted and in Indexed	
Words:	in Indexed mode when Section 29 Bit-Oriente Literal Offs	Literal Of ever f ≤ 9 .2.3 "Byt ed Instructions set Mode	fset Add 95 (5Fh te-Orier ctions i e" for de	dressing ). See nted and in Indexed	
Words: Cycles:	in Indexed mode wher Section 29 Bit-Oriente Literal Offs	Literal Of ever f ≤ 9 .2.3 "Byt ed Instructions set Mode	fset Add 95 (5Fh te-Orier ctions i e" for de	dressing ). See nted and in Indexed	
	in Indexed mode when Section 29 Bit-Oriente Literal Offs	Literal Of ever f ≤ 9 .2.3 "Byt ed Instructions set Mode	fset Add 95 (5Fh te-Orier ctions i e" for de	dressing ). See nted and in Indexed	
Cycles: Q Cycle Activity: Q1	in Indexed mode wher Section 29 Bit-Oriente Literal Offs 1 1 1 2	Literal Of lever f < 9 .2.3 "Byt ed Instru- set Mode 	fset Add 95 (5Fh te-Orier ctions i "" for de gister f	dressing ). See nted and in Indexed etails.	
Cycles: Q Cycle Activity:	in Indexed mode wher Section 29 Bit-Oriente Literal Offs C	Literal Of lever f ≤ 9 .2.3 "Byt ed Instru- set Mode → re	fset Add 95 (5Fh te-Orier ctions i " for de gister f	dressing ). See nted and in Indexed etails.	
Cycles: Q Cycle Activity: Q1	in Indexed mode wher Section 29 Bit-Oriente Literal Offs 1 1 1 2 Q2 Read	Literal Of lever f < 9 .2.3 "Byt ed Instru- set Mode 	fset Add 95 (5Fh te-Orier ctions i " for de gister f	dressing ). See <b>Inted and</b> <b>In Indexed</b> etails. Q4 Write to	
Cycles: Q Cycle Activity: Q1 Decode Example:	in Indexed mode wher Section 29 Bit-Oriente Literal Offs C 1 1 1 2 Q2 Read register 'f' RRCF	Literal Of lever f < 9 .2.3 "Byt ed Instru- set Mode 	fset Add 95 (5Fh te-Orier ctions i " for de gister f ss a c	dressing ). See nted and in Indexed etails. Q4 Write to	
Cycles: Q Cycle Activity: Q1 Decode	in Indexed mode wher Section 29 Bit-Oriente Literal Offs C 1 1 1 2 Q2 Read register 'f' RRCF	Literal Of lever f < 9 .2.3 "Byt d Instru- set Mode 	fset Add 95 (5Fh te-Orier ctions i " for de gister f ss a c	dressing ). See nted and in Indexed etails. Q4 Write to	

RRN	ICF	Rotate Ri	Rotate Right f (No Carry)					
Synt	ax:	RRNCF	f٠	{,d {,a}}				
Oper	rands:	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$	5					
Ope	ration:	$(f < n >) \rightarrow (f < 0 >) \rightarrow (f <$			L>,			
Statu	us Affected:	N, Z						
Enco	oding:	0100		00da	fff	f	ffff	
Desc	cription:	The contents of register 'f' are rotated one bit to the right. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is placed back in register 'f' (default).					the result result is	
		If 'a' is '0', the Access Bank will be selected, overriding the BSR value. If 'a' is '1', then the bank will be selected as per the BSR value.					alue. If 'a'	
		If 'a' is '0' set is ena in Indexed mode whe Section 2 Bit-Orien Literal Of	ble d L en 9.	ed, this i .iteral O ever f ≤ 2.3 "By d Instru	instruc ffset A 95 (5F te-Ori Ictions	tion ddre h). ente s in	operates essing See ed and Indexed	
		Г	•	. re	egister	f	]-•	
Word	ds:	1						
Cycl	es:	1						
QC	cycle Activity:							
	Q1	Q2		Q3	3		Q4	
	Decode	Read		Proce			/rite to	
		register 'f'		Data	a	des	stination	
<u>Exar</u>	<u>mple 1:</u>	RRNCF	R	EG, 1,	, 0			
	Before Instruc REG	= 1101	0	111				
	After Instruction REG		1	011				
Exar	mple 2:	RRNCF	R	EG, 0,	, 0			
	Before Instruc							
	W REG	= ? = 1101	0	111				
	After Instructio		_	011				
	₩ REG	= 1110 = 1101		011 111				

SETF	Set f				
Syntax:	SETF f{,a	a}			
Operands:	0 ≤ f ≤ 255 a ∈ [0,1]				
Operation:	$FFh\tof$				
Status Affected:	None				
Encoding:	0110 100a ffff ffff				
Description:	The content are set to F	ts of the spec Fh.	ified register		
	If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank.				
	set is enabl in Indexed I mode when Section 29 Bit-Oriente	ed, this instru Literal Offset lever f ≤ 95 (5 .2.3 "Byte-O	Fh). See riented and ns in Indexed		
Words:	1				
Cycles:	1				
Q Cycle Activity:					
Q1	Q2	Q3	Q4		
Decode	Read register 'f'	Process Data	Write register 'f'		
<u>Example:</u> Before Instruc	SETF	REG,1			
REG	= 5A	h			
After Instructio REG	on = FF	h			

SLEEP	Enter Slee	Enter Sleep Mode				
Syntax:	SLEEP					
Operands:	None					
Operation:		$0 \rightarrow \overline{PD}$				
Status Affected:	TO, PD	TO, PD				
Encoding:	0000	0000 0000 0000 0011				
Description:	cleared. T is set. The	The Power-Down status bit (PD) is cleared. The Time-out status bit (TO) is set. The Watchdog Timer and its postscaler are cleared.				
		The processor is put into Sleep mode with the oscillator stopped.				
Words:	1					
Cycles:	1					
Q Cycle Activity:						
Q1	Q2	Q3		Q4		
Decode	No	Proce		Go to		
	operation	Data	1	Sleep		
Example:	SLEEP					
† If WDT causes	wake-up, this t	oit is clea	red.			

SUBFWB	Subtract f from W with Borrow				
Syntax:	SUBFWB 1	[:] {,d {,a}}			
Operands:	$\begin{array}{l} 0 \leq f \leq 255 \\ d  \in  [0,1] \\ a  \in  [0,1] \end{array}$				
Operation:	$(W) - (f) - (\overline{C})$	$\overline{c}) \rightarrow des$	t		
Status Affected:	N, OV, C, D0	C, Z			
Encoding:	0101	01da	ffff	ffff	
Description:	Subtract register 'f' and Carry flag (borrow) from W (2's complement method). If 'd' is '0', the result is stored in W. If 'd' is '1', the result is stored in register 'f' (default). If 'a' is '0', the Access Bank is selected. If				
	If 'a' is '0', the 'a' is '1', the GPR bank.				
	If 'a' is '0' an set is enable Indexed Lite whenever f ≤ Section 29.2 Bit-Oriented Literal Offse	d, this ins ral Offset 95 (5Fh 2.3 "Byte I Instruc	struction Addres ). See -Orient tions in	e operates in ssing mode ted and Indexed	
Words:	1				
Cycles:	1				
Q Cycle Activity:					
Q1	Q2	Q	3	Q4	
Decode	Read	Proce		Write to	
	register 'f'	Dat		destination	
Example 1: Refere Instrum	SUBFWB	REG,	1, 0		
Before Instruc REG					
W C	= 3 = 2 = 1				
After Instructio	•				
REG	= FF				
W C	= 2 = 0				
ZN	= 0				
		result is r		;	
Example 2: Before Instruct	SUBFWB	REG,	0, 0		
REG	= 2				
W C	= 5 = 1				
After Instructio	•				
REG	= 2				
W C	= 3 = 1				
Z	= 0				
N Example 3:		result is p			
Before Instruc	SUBFWB	REG,	1, 0		
REG	= 1				
W C	= 2 = 0				
After Instructio	0				
	n				
REG	= 0				
REG W C	-				
REG W	= 0 = 2 = 1	result is z	zero		

SUBLW		Subtract W from Literal					
Syntax:		SUBLW	ŀ	<			
Operands:		$0 \le k \le 2$	255	5			
Operation:		k – (W)	$\rightarrow$	W			
Status Affected:		N, OV, (	C, I	DC, Z			
Encoding:		0000		1000	kkł	ck	kkkk
Description:		W is subtracted from the eight-bit literal 'k'. The result is placed in W.					
Words:		1					
Cycles:		1					
Q Cycle Activity:							
Q1		Q2		Q3			Q4
Decode	lit	Read teral 'k'		Proces Data		V	Vrite to W
Example 1:		SUBLW	C	)2h			
Before Instruc	tion						
W C	= =	01h ?					
After Instructio W	on =	016					
C VV	=	01h 1	;	result is p	ositiv	/e	
Z N	=	0 0					
Example 2:		SUBLW	C	)2h			
Before Instruc	tion						
W C	=	02h ?					
After Instruction	_	!					
W	=	00h					
C Z	=	1 1	,	result is z	zero		
Ν	=	0					
Example 3:		SUBLW	C	)2h			
Before Instruc W	tion	026					
C	=	03h ?					
After Instruction				(0)			
W C	=	FFh 0	;;	(2's comp result is r	pieme negati	ive	
Ž N	=	0 1	·		2		
		-					

SUBWF	Subtract	W from f				
Syntax:	SUBWF	f {,d {,a}}				
Operands:	$0 \le f \le 25$	5				
	d ∈ [0,1]					
<b>o</b> "	a ∈ [0,1]					
Operation:	., . ,	$(f) - (W) \rightarrow dest$				
Status Affected:	N, OV, C, DC, Z					
Encoding:	0101 11da ffff ffff					
Description:	Subtract W from register 'f' (2's complement method). If 'd' is '0', the result is stored in W. If 'd' is '1', the result is stored back in register 'f' (default).					
	lf 'a' is '1',	If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank.				
	If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever $f \le 95$ (5Fh). See Section 29.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details.					
Words:	1					
Cycles:	1					
Q Cycle Activity:						
Q1	Q2 Q3 Q4					
Decode	Read	Process	Write to			
	register 'f	' Data	destination			
Example 1:	SUBWF	REG, 1, 0				
Before Instruc REG						
W	= 3 = 2 = ?					
C After Instructio	-					
REG	on = 1					
W	= 2					
C Z	= 1 = 0	; result is positiv	e			
N	= 0					
Example 2:	SUBWF	REG, 0, 0				
Before Instruc						
REG W C	= 2 = 2 = ?					
After Instruction						
REG W	= 2 = 0					
С	= 1	; result is zero				
Z N	= 1 = 0					
Example 3:	SUBWF	REG, 1, 0				
Before Instruc						
REG W C	= 1 = 2 = 2					
After Instruction	•					
REG	= FFh	;(2's complemer	nt)			
W	= 2					
С	= 0	; result is negative	ve			

SUBWFB	Su	btract	N from f	with B	orrow
Syntax:	SU	BWFB	f {,d {,a}	•}	
Operands:	0 ≤	f ≤ 255	5		
		[0,1]			
		[0,1]	_		
Operation:	• •	• •	$(\overline{C}) \rightarrow de$	st	
Status Affected:	Ν,	OV, C,	DC, Z		
Encoding:	C	0101	10da	fff	f ffff
Description:	fror me in V	m regis thod). I V. If 'd'	ter 'f' (2's f 'd' is '0',	completion the reference to the reference to the completion of the	flag (borrow) ement sult is stored s stored back
	lf 'a		the BSR i		k is selected. I to select the
	If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f ≤ 95 (5Fh). See Section 29.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details.				
Words:	1				
Cycles:	1				
Q Cycle Activity:					
Q1		Q2	Q	3	Q4
Decode	F	Read	Proce	ess	Write to
	reg	ister 'f'	Dat	а	destination
Example 1:	S	UBWFB	REG, 1	L, O	
Before Instruc					
REG w	=	19h 0Dh	(000)		
С	=	1	<b>,</b>		
After Instruction	on				
REG W	=	0Ch 0Dh	(000)		
С	=	1	(		_,
Z N	=	0 0	: resu	lt is po	ositive
Example 2:	S		REG, 0		
Before Instruc			-, -	,	
REG	=	1Bh	(000		
W C	=	1Ah 0	(000	1 101	.0)
After Instruction		0			
REG	=	1Bh	(000	1 101	1)
W C	=	00h 1			
Ž	=	1	; resu	lt is ze	ero
	=	0			
Example 3:		UBWFB	REG, 1	L, O	
Before Instruc REG	=	03h	(000	0 001	1)
W	=	0Eh	(000		
C After Instructio	=	1			
After Instructio REG	=	F5h	(111	1 010	)0)
			; [2's	comp]	
W C	=	0Eh 0	(000	0 110	)T)
C Z N	=	0 1	; resu	lt is ne	egative

SWAPF	Swap f					
Syntax:	SWAPF f {,d {,a}}					
Operands:	$\begin{array}{l} 0 \leq f \leq 255 \\ d  \in  [0,1] \\ a  \in  [0,1] \end{array}$					
Operation:	$(f<3:0>) \rightarrow dest<7:4>,$ $(f<7:4>) \rightarrow dest<3:0>$					
Status Affected:	None					
Encoding:	0011 10da ffff fff	f				
Description:	'f' are exchanged. If 'd' is '0', the res	The upper and lower nibbles of register 'f' are exchanged. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is placed in register 'f' (default).				
	If 'a' is '0', the Access Bank is select If 'a' is '1', the BSR is used to select GPR bank.					
	If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f ≤ 95 (5Fh). See Section 29.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details.					
Words:	1					
Cycles:	1					
Q Cycle Activity:						
Q1	Q2 Q3 Q4					
Decode	ReadProcessWrite toregister 'f'Datadestination					
Example: Before Instruc REG After Instructio REG	= 53h					

Table Read (Continued)

TBLRD

TBL	RD	Table Read					
Synta	ax:	TBLRD (*;	*+; *	-; +*)			
Oper	ands:	None					
Oper	ation:	if TBLRD *, (Prog Mem (TBLPTR)) $\rightarrow$ TABLAT; TBLPTR – No Change if TBLRD *+, (Prog Mem (TBLPTR)) $\rightarrow$ TABLAT; (TBLPTR) + 1 $\rightarrow$ TBLPTR if TBLRD *-, (Prog Mem (TBLPTR)) $\rightarrow$ TABLAT; (TBLPTR) – 1 $\rightarrow$ TBLPTR if TBLRD +*, (TBLPTR) + 1 $\rightarrow$ TBLPTR; (Prog Mem (TBLPTR)) $\rightarrow$ TABLAT					
Statu	s Affected:	None					
Enco	ding:	0000	0	000	000	00	10nn nn=0 * =1 *+ =2 *- =3 +*
Desc	ription:	This instruction is used to read the contents of Program Memory (P.M.). To address the program memory, a pointer called Table Pointer (TBLPTR) is used. The TBLPTR (a 21-bit pointer) points to					
		each byte in has a 2-Mby				-	IBLPIR
		TBLPTR<		Pro	ogram	Mem	ory Word
		TBLPTR<	0> =				nt Byte of ory Word
		The TBLRD of TBLPTR				nodify	the value
		no chang	е				
		<ul> <li>post-incre</li> </ul>	emei	nt			
		<ul> <li>post-decr</li> </ul>	eme	ent			
		<ul> <li>pre-increi</li> </ul>	men	t			
Word	ls:	1					
Cycle	es:	2					
QC	ycle Activity	:					
	Q1	Q2		C	)3		Q4
	Decode	No operation		N opera		ор	No eration

Example 1:	TBLRD	*+	;	
Before Instruction	on			
TABLAT			=	55h
TBLPTR MEMORY(	(00A356h)		=	00A356h 34h
After Instruction	· · · ·			•
TABLAT			=	34h
TBLPTR			=	00A357h
Example 2:	TBLRD	+*	;	
Before Instruction	on			
TABLAT			=	AAh
TBLPTR MEMORY(	01A357h)		=	01A357h 12h
MEMORY(			=	34h
After Instruction				
TABLAT			=	34h
TBLPTR			=	01A358h

No operation (Read Program

Memory)

No

operation

No operation (Write TABLAT)

No

operation

TBLWT	Table Wri	te					
Syntax:	TBLWT ( '	*; *+; *-; +*	*)				
Operands:	None						
Operation:	if TBLWT*, (TABLAT) $\rightarrow$ Holding Register; TBLPTR – No Change if TBLWT*+, (TABLAT) $\rightarrow$ Holding Register; (TBLPTR) + 1 $\rightarrow$ TBLPTR if TBLWT*-, (TABLAT) $\rightarrow$ Holding Register; (TBLPTR) – 1 $\rightarrow$ TBLPTR if TBLWT+*, (TBLPTR) + 1 $\rightarrow$ TBLPTR; (TABLAT) $\rightarrow$ Holding Register						
Status Affected:	None						
Encoding:	0000	0000	0000	11nn nn=0 * =1 *+ =2 *- =3 +*			
Description:	This instruction uses the 3 LSBs of TBLPTR to determine which of the 8 holding registers the TABLAT is written to. The holding registers are used to program the contents of Program Memory (P.M.). (Refer to Section 6.0 "Memory Organization" for additional details on programming Flash memory.) The TBLPTR (a 21-bit pointer) points to each byte in the program memory. TBLPTR has a 2-Mbyte address range.						
	The LSb of byte of the access. TBLPT	e program R[0] = 0:	memory le	ocation to nificant Byte			
			Word	m Memory			
	IDLFI			m Memory			
	The TBLWT instruction can modify the value of TBLPTR as follows: • no change • post-increment • post-decrement						
	• pre-inci	rement					
Words:	1						
Cycles:	2						
Q Cycle Activity:	Q1	Q2	Q3	Q4			
	Decode	No	No	No			
			operation	operation			
	No operation	No operation (Read TABLAT)	No operation	No operation (Write to Holding Register)			

Holding Register)

#### TBLWT Table Write (Continued)

Example 1:	TBLWT	*+;

Example 1:	IBTMJ. *+;		
Before Instru	ction		
TABLAT		=	55h
	R NG REGISTER	=	00A356h
(00A356		=	FFh
After Instruct	ions (table write	comp	letion)
TABLAT	•	=	55h
TBLPTF		=	00A357h
HOLDIN (00A356		=	55h
(00A350	)	-	5511
Example 2:	TBLWT +*;		
Before Instru	ction		
TABLAT	•	=	34h
TBLPTF	•	=	01389Ah
HOLDIN (01389A		=	FFh
		-	ГГП
(01389E		=	FFh
After Instruct	ion (table write c	omple	etion)
TABLAT	•	=	34h
TBLPTF		=	01389Bh
		_	FFh
(01389A HOLDIN	NG REGISTER	=	ГГП
(01389E		=	34h
,	•		

TST	⁼sz	Test f, Skip	o if O			
Synta	ax:	TSTFSZ f {	,a}			
Oper	ands:	0 ≤ f ≤ 255 a ∈ [0,1]				
Oper	ation:	skip if f = 0				
Statu	s Affected:	None				
Enco	ding:	0110	011a fff	f fff		
Desc	ription:	during the o	If 'f' = 0, the next instruction fetched during the current instruction execution is discarded and a NOP is executed, making this a two-cycle instruction.			
			he Access Bar he BSR is used			
		If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f ≤ 95 (5Fh). See Section 29.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details.				
Word	ls:	1				
Cycles: 1(2) Note: 3 cycles if skip and followed by a 2-word instruction.						
QC	ycle Activity: Q1	Q2	Q3	Q4		
	Decode	Read	Process	No		
	200040	register 'f'	Data	operation		
lf sk	ip:					
	Q1	Q2	Q3	Q4		
	No	No	No	No		
lf ok	operation	operation	operation	operation		
11 51	Q1	Q2	Q3	Q4		
	No	No	No	No		
	operation	operation	operation	operation		
	No	No	No	No		
	operation	operation	operation	operation		
<u>Exan</u>	nple:	NZERO	FSTFSZ CNT : :	, l		
	Before Instruc					
	PC		dress (HERE	)		
	After Instructic If CNT	on = 00	h			
	PC	= Ad	dress (ZERO	)		
	If CNT PC	≠ 00 = Ad	n, dress (NZERG	C )		

XOR	LW	Exclusive	Exclusive OR Literal with W				
Synt	ax:	XORLW	k				
Oper	ands:	$0 \le k \le 25$	5				
Oper	ration:	(W) .XOR	$k \to W$				
Statu	is Affected:	N, Z					
Enco	oding:	0000	1010	kkkk	kkkk		
Desc	cription:		The contents of W are XORed with the 8-bit literal 'k'. The result is placed in W.				
Word	Words: 1						
Cycle	es:	1					
QC	ycle Activity:						
	Q1	Q2	Q3		Q4		
	Decode	Read literal 'k'	Proces Data		Write to W		
Exar	nple:	XORLW	0AFh				
	Before Instruction W = B5h After Instruction						

= 1Ah

W

XORWF	Exclusive	Exclusive OR W with f					
Syntax:	XORWF	f {,d {,a}}					
Operands:	$\begin{array}{l} 0 \leq f \leq 255 \\ d \in [0,1] \\ a \in [0,1] \end{array}$						
Operation:	(W) .XOR. (	(f) $\rightarrow$ dest					
Status Affected:	N, Z						
Encoding:	0001	10da f	fff	ffff			
Description:	Exclusive C register 'f'. I in W. If 'd' is in the regist	f 'd' is '0', th s '1', the resu	e resul ult is ste	t is stored			
	lf 'a' is '0', tl If 'a' is '1', tl GPR bank.						
	If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f ≤ 95 (5Fh). See Section 29.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details.						
Words:	1						
Cycles:	1						
Q Cycle Activity:							
Q1	Q2	Q3		Q4			
Decode	Read register 'f'	Process Data	-	Vrite to stination			
Example:	XORWF F	REG, 1, 0					
Before Instruct							
REG W	= AFh = B5h						
After Instruction							
REG W	= 1Ah = B5h						

### 29.2 Extended Instruction Set

In addition to the standard 75 instructions of the PIC18 instruction set, the PIC18F66K80 family of devices also provides an optional extension to the core CPU functionality. The added features include eight additional instructions that augment Indirect and Indexed Addressing operations and the implementation of Indexed Literal Offset Addressing for many of the standard PIC18 instructions.

The additional features of the extended instruction set are enabled by default on unprogrammed devices. Users must properly set or clear the XINST Configuration bit during programming to enable or disable these features.

The instructions in the extended set can all be classified as literal operations, which either manipulate the File Select Registers, or use them for Indexed Addressing. Two of the instructions, ADDFSR and SUBFSR, each have an additional special instantiation for using FSR2. These versions (ADDULNK and SUBULNK) allow for automatic return after execution.

The extended instructions are specifically implemented to optimize re-entrant program code (that is, code that is recursive or that uses a software stack) written in high-level languages, particularly C. Among other things, they allow users working in high-level languages to perform certain operations on data structures more efficiently. These include:

- Dynamic allocation and deallocation of software stack space when entering and leaving subroutines
- Function Pointer invocation
- Software Stack Pointer manipulation
- Manipulation of variables located in a software stack

A summary of the instructions in the extended instruction set is provided in Table 29-3. Detailed descriptions are provided in Section 29.2.2 "Extended Instruction Set". The opcode field descriptions in Table 29-1 (page 484) apply to both the standard and extended PIC18 instruction sets.

Note: The instruction set extension and the Indexed Literal Offset Addressing mode were designed for optimizing applications written in C; the user may likely never use these instructions directly in assembler. The syntax for these commands is provided as a reference for users who may be reviewing code that has been generated by a compiler.

### 29.2.1 EXTENDED INSTRUCTION SYNTAX

Most of the extended instructions use indexed arguments, using one of the File Select Registers and some offset to specify a source or destination register. When an argument for an instruction serves as part of Indexed Addressing, it is enclosed in square brackets ("[]"). This is done to indicate that the argument is used as an index or offset. The MPASM[™] Assembler will flag an error if it determines that an index or offset value is not bracketed.

When the extended instruction set is enabled, brackets are also used to indicate index arguments in byte-oriented and bit-oriented instructions. This is in addition to other changes in their syntax. For more details, see Section 29.2.3.1 "Extended Instruction Syntax with Standard PIC18 Commands".

Note: In the past, square brackets have been used to denote optional arguments in the PIC18 and earlier instruction sets. In this text and going forward, optional arguments are denoted by braces ("{ }").

Mnemonic, Operands		Description	Cuolos	16-Bit Instruction Word				Status
		Description	Cycles	MSb			LSb	Affected
ADDFSR	f, k	Add Literal to FSR	1	1110	1000	ffkk	kkkk	None
ADDULNK	k	Add Literal to FSR2 and Return	2	1110	1000	11kk	kkkk	None
CALLW		Call Subroutine using WREG	2	0000	0000	0001	0100	None
MOVSF	z _s , f _d	Move z _s (source) to 1st word	2	1110	1011	0zzz	ZZZZ	None
		f _d (destination) 2nd word		1111	ffff	ffff	ffff	
MOVSS	z _s , z _d	Move z _s (source) to 1st word	2	1110	1011	lzzz	zzzz	None
		z _d (destination) 2nd word		1111	xxxx	XZZZ	ZZZZ	
PUSHL	k	Store Literal at FSR2,	1	1110	1010	kkkk	kkkk	None
		Decrement FSR2						
SUBFSR	f, k	Subtract Literal from FSR	1	1110	1001	ffkk	kkkk	None
SUBULNK	k	Subtract Literal from FSR2 and	2	1110	1001	11kk	kkkk	None
		return						

### TABLE 29-3: EXTENSIONS TO THE PIC18 INSTRUCTION SET

### 29.2.2 EXTENDED INSTRUCTION SET

ADDFSR Add Literal to FSR							
Synta	ax:	ADDFSR	ADDFSR f, k				
Oper	ands:	$0 \le k \le 63$					
		f ∈ [ 0, 1, 2 ]					
Operation: $FSR(f) + k \rightarrow FSR(f)$							
Statu	s Affected:	None					
Enco	ding:	1110	1000	ffkk	kkkk		
Desc	ription:	The 6-bit	The 6-bit literal 'k' is added to the				
		contents of	contents of the FSR specified by 'f'.				
Word	ls:	1	1				
Cycle	es:	1	1				
Q Cycle Activity:							
	Q1	Q2	Q3		Q4		
	Decode	Read	Proces	ss	Write to		
		literal 'k'	Data		FSR		

Example: ADDFSR 2, 23h

Before Instru	ction	
FSR2	=	03FFh
After Instruct	ion	
FSR2	=	0422h

ADD	ADDULNK Add Literal to FSR2 and Return				Return	
Synta	ax:	ADDULN	( k			
Oper	ands:	$0 \le k \le 63$				
Oper	ation:	FSR2 + k	$\rightarrow$ FSR2,			
		$(TOS) \rightarrow I$	$(TOS) \rightarrow PC$			
Statu	s Affected:	None				
Enco	ding:	1110	1000	11kk	kkkk	
Desc	ription:	The 6-bit literal 'k' is added to the contents of FSR2. A RETURN is then executed by loading the PC with the TOS.				
	The instruction takes two cycles to execute; a NOP is performed during the second cycle.					
	This may be thought of as a special case of the ADDFSR instruction, where f = 3 (binary '11'); it operates only on FSR2.				ction,	
Word	ls:	1				
Cycle	es:	2				
QC	ycle Activity:					
	Q1	Q2	Q3		Q4	
	Decode	ReadProcessWrite toliteral 'k'DataFSR				
	No	No	No No No			
	Operation	Operation Operation Operation				
<u>Exan</u>	Example: ADDULNK 23h					

ample:	AI	DDULNK	2
Before Instruc	ction		
FSR2	=	03FFh	
PC	=	0100h	
After Instructi	on		
FSR2	=	0422h	
PC	=	(TOS)	

**Note:** All PIC18 instructions may take an optional label argument preceding the instruction mnemonic for use in symbolic addressing. If a label is used, the instruction format then becomes: {label} instruction argument(s).

CAL	LW	Subroutine	e Call Using	g WRE	G	
Synta	ax:	CALLW				
Oper	ands:	None				
Oper	ration:	$(PC + 2) \rightarrow TOS,$ $(W) \rightarrow PCL,$ $(PCLATH) \rightarrow PCH,$ $(PCLATU) \rightarrow PCU$				
Statu	is Affected:	None				
Enco	oding:	0000	0000	0001	0100	
Desc	Description First, the return address (PC + 2) is pushed onto the return stack. Next, the contents of W are written to PCL; the existing value is discarded. Then, the contents of PCLATH and PCLATU are latched into PCH and PCU, respectively. The second cycle is executed as a NOP instruction while the new next instruction is fetched.				Next, the CL; the nen, the ATU are e is while the	
			L, there is n		n to	
Word	ds:	1				
Cycle	es:	2				
QC	ycle Activity:					
	Q1	Q2	Q3		Q4	
	Decode	Read WREG	Push PC t stack		No eration	
	No	No	No		No	
	operation	operation	operation	op	eration	
$\begin{array}{ccccc} Example: & \text{HERE} & \text{CALLW} \\ \hline \\ Before Instruction \\ PC & = & address (HERE) \\ PCLATH & = & 10h \\ PCLATU & = & 00h \\ W & = & 06h \\ \hline \\ After Instruction \\ PC & = & 001006h \\ TOS & = & address (HERE + 2) \\ PCLATH & = & 10h \\ PCLATU & = & 00h \\ W & = & 06h \\ \end{array}$						

моу	SF	Move Inde	xed to f				
Synta	ax:	MOVSF [2	MOVSF [z _s ], f _d				
Oper	ands:	$0 \le z_s \le 12$ $0 \le f_d \le 409$					
Oper	ation:	((FSR2) + 2	$z_s) \rightarrow f_d$				
Statu	s Affected:	None					
	ding: ord (source) word (destin.)	1110 1111			zzz _s fff _d		
Desc	ription:	moved to d actual addr determined offset ' $z_s$ ', i of FSR2. Th register is s 'f _d ' in the se can be any	The contents of the source register are moved to destination register 'f _d '. The actual address of the source register is determined by adding the 7-bit literal offset ' $z_s$ ', in the first word, to the value of FSR2. The address of the destination register is specified by the 12-bit literal 'f _d ' in the second word. Both addresses can be anywhere in the 4096-byte data space (000h to FFFh).				
		PCL, TOSI	The MOVSF instruction cannot use the PCL, TOSU, TOSH or TOSL as the destination register.				
		an Indirect	ant source ad Addressing r ned will be 00	egister, th			
Word	ls:	2	2				
Cycle	es:	2					
QC	ycle Activity:						
	Q1	Q2	Q3	Q	4		
	Decode	Determine source addr	Determine source addr	Rea source			
	Decode	No operation No dummy read	No operation	Wri regist (des	te er 'f'		
Exan	<u>nple:</u>	MOVSF	[05h], REG	2			
	Before Instruct FSR2 Contents of 85h REG2 After Instructio FSR2 Contents of 85h REG2	= 80 = 33 = 11 on = 80	ih h ih				

MOVSS	Move Indexed to Indexed				
Syntax:	MOVSS [z _s ], [z _d ]				
Operands:	$0 \le z_s \le 127$ $0 \le z_d \le 127$				
Operation:	$((FSR2) + z_s) \rightarrow ((FSR2) + z_d)$				
Status Affected:	None				
Encoding: 1st word (source) 2nd word (dest.) Description	$\begin{tabular}{ c c c c c c c c c c c c c c c c c c c$				
	addresses of the source and destination registers are determined by adding the 7-bit literal offsets, ' $z_s$ ' or ' $z_d$ ', respectively, to the value of FSR2. Both registers can be located anywhere in the 4096-byte data memory space (000h to FFFh).				
	The MOVSS instruction cannot use the PCL, TOSU, TOSH or TOSL as the destination register.				
	If the resultant source address points to an Indirect Addressing register, the value returned will be 00h. If the resultant destination address points to an Indirect Addressing register, the instruction will execute as a NOP.				
Words:	2				
Cycles:	2				
Q Cycle Activity:	Q Cycle Activity:				

/CIE	es:	2		
Q C	ycle Activity:			
	Q1	Q2	Q3	
	Decode	Determine	Determine	F

Decode	Determine	Determine	Read
	source addr	source addr	source reg
Decode	Determine	Determine	Write
	dest addr	dest addr	to dest reg

Q4

Example:	MOVSS	[05h],	[06h]

Before Instruction		
FSR2	=	80h
Contents of 85h Contents	=	33h
of 86h	=	11h
After Instruction		
FSR2	=	80h
Contents of 85h Contents	=	33h
of 86h	=	33h

PUSHL	Store Literal at FSR2, Decrement FSR2				
Syntax:	PUSHL k				
Operands:	$0 \le k \le 255$				
Operation:	$k \rightarrow (FSR2),$ FSR2 – 1 $\rightarrow$ FSR2				
Status Affected:	None				
Encoding:	1111	1010	kkkk	kkkk	
Description:	iption: The 8-bit literal 'k' is written to the data memory address specified by FSR2. FSR2 is decremented by 1 after the operation.				
	This instruct values onto			•	
Words:	1				
Cycles:	1				
Q Cycle Activity:					
Q1	Q2	G	23	Q4	
Decode	Read 'k' Process Write to data destination				
Example:	PUSHL 0	8h			

Before Instruction FSR2H:FSR2L Memory (01ECh)	= =	01ECh 00h
After Instruction FSR2H:FSR2L Memory (01ECh)	= =	01EBh 08h

SUBULNK k

 $FSR2 - k \rightarrow FSR2$ ,  $(TOS) \rightarrow PC$ 

1001

 $0 \leq k \leq 63$ 

None

1110

Subtract Literal from FSR2 and Return

11kk

kkkk

SUB	FSR	Subtract	Subtract Literal from FSR				
Synta	ax:	SUBFSR	SUBFSR f, k				
Oper	ands:	$0 \le k \le 63$	$0 \le k \le 63$				
		f ∈ [ 0, 1,	f ∈ [ 0, 1, 2 ]				
Oper	ation:	FSRf – k	$\rightarrow$ FSRf				
Statu	s Affected:	None					
Enco	oding:	1110	1001	ffk}	ĸ	kkkk	
Desc	ription:	The 6-bit literal 'k' is subtracted from the contents of the FSR specified by 'f'.					
Word	ls:	1					
Cycle	es:	1					
QC	ycle Activity:						
	Q1	Q2	Q3			Q4	
	Decode	Read register 'f'	Proce Data		-	Vrite to stination	
		register i	Data	4	ue	Sunation	
Exan	<u>nple:</u> Before Instruc	SUBFSR :	2, 23h				
	Belore Instruction						

03FFh

03DCh

FSR2

After Instruction

FSR2

=

=

d from fied	Descri		The 6-bit literal 'k' is subtracted from the contents of the FSR2. A RETURN is then executed by loading the PC with the TOS.				
Q4			The instruction execute; a NOP second cycle.				
rite to tination			This may be th of the SUBFSR (binary '11'); it	instruction, w	here f = 3		
	Words	:	1				
	Cycles	:	2				
	Q Cyc	cle Activity:					
		Q1	Q2	Q3	Q4		
		Decode	Read register 'f'	Process Data	Write to destination		
		No Operation	No Operation	No Operation	No Operation		

SUBULNK

Operands:

Operation:

Encoding:

Status Affected:

Syntax:

Example: SUBULNK 23h

Before Instru	ction	
FSR2	=	03FFh
PC	=	0100h
After Instruct	ion	
FSR2	=	03DCh
PC	=	(TOS)

© 2010-2012 Microchip Technology Inc.

#### 29.2.3 BYTE-ORIENTED AND BIT-ORIENTED INSTRUCTIONS IN INDEXED LITERAL OFFSET MODE

Note:	Enabling the PIC18 instruction set exten-						
	sion may cause legacy applications to						
	behave erratically or fail entirely.						

In addition to eight new commands in the extended set, enabling the extended instruction set also enables Indexed Literal Offset Addressing (Section 6.6.1 "Indexed Addressing with Literal Offset"). This has a significant impact on the way that many commands of the standard PIC18 instruction set are interpreted.

When the extended set is disabled, addresses embedded in opcodes are treated as literal memory locations: either as a location in the Access Bank (a = 0) or in a GPR bank designated by the BSR (a = 1). When the extended instruction set is enabled and a = 0, however, a file register argument of 5Fh or less is interpreted as an offset from the pointer value in FSR2 and not as a literal address. For practical purposes, this means that all instructions that use the Access RAM bit as an argument – that is, all byte-oriented and bit-oriented instructions, or almost half of the core PIC18 instructions – may behave differently when the extended instruction set is enabled.

When the content of FSR2 is 00h, the boundaries of the Access RAM are essentially remapped to their original values. This may be useful in creating backward-compatible code. If this technique is used, it may be necessary to save the value of FSR2 and restore it when moving back and forth between C and assembly routines in order to preserve the Stack Pointer. Users must also keep in mind the syntax requirements of the extended instruction set (see Section 29.2.3.1 "Extended Instruction Syntax with Standard PIC18 Commands").

Although the Indexed Literal Offset mode can be very useful for dynamic stack and pointer manipulation, it can also be very annoying if a simple arithmetic operation is carried out on the wrong register. Users who are accustomed to the PIC18 programming must keep in mind that, when the extended instruction set is enabled, register addresses of 5Fh or less are used for Indexed Literal Offset Addressing.

Representative examples of typical byte-oriented and bit-oriented instructions in the Indexed Literal Offset mode are provided on the following page to show how execution is affected. The operand conditions shown in the examples are applicable to all instructions of these types.

### 29.2.3.1 Extended Instruction Syntax with Standard PIC18 Commands

When the extended instruction set is enabled, the file register argument 'f' in the standard byte-oriented and bit-oriented commands is replaced with the literal offset value 'k'. As already noted, this occurs only when 'f' is less than or equal to 5Fh. When an offset value is used, it must be indicated by square brackets ("[]"). As with the extended instructions, the use of brackets indicates to the compiler that the value is to be interpreted as an index or an offset. Omitting the brackets, or using a value greater than 5Fh within the brackets, will generate an error in the MPASM[™] Assembler.

If the index argument is properly bracketed for Indexed Literal Offset Addressing, the Access RAM argument is never specified; it will automatically be assumed to be '0'. This is in contrast to standard operation (extended instruction set disabled), when 'a' is set on the basis of the target address. Declaring the Access RAM bit in this mode will also generate an error in the MPASM Assembler.

The destination argument 'd' functions as before.

In the latest versions of the MPASM Assembler, language support for the extended instruction set must be explicitly invoked. This is done with either the command line option,  $/_{Y}$ , or the PE directive in the source listing.

### 29.2.4 CONSIDERATIONS WHEN ENABLING THE EXTENDED INSTRUCTION SET

It is important to note that the extensions to the instruction set may not be beneficial to all users. In particular, users who are not writing code that uses a software stack may not benefit from using the extensions to the instruction set.

Additionally, the Indexed Literal Offset Addressing mode may create issues with legacy applications written to the PIC18 assembler. This is because instructions in the legacy code may attempt to address registers in the Access Bank below 5Fh. Since these addresses are interpreted as literal offsets to FSR2 when the instruction set extension is enabled, the application may read or write to the wrong data addresses.

When porting an application to the PIC18F66K80 family, it is very important to consider the type of code. A large, re-entrant application that is written in C and would benefit from efficient compilation will do well when using the instruction set extensions. Legacy applications that heavily use the Access Bank will most likely not benefit from using the extended instruction set.

ADDWF	ADD W to I (Indexed L	ndexed iteral Offset	mode	e)
Syntax:	ADDWF	[k] {,d}		
Operands:	$\begin{array}{l} 0 \leq k \leq 95 \\ d  \in  [0,1] \end{array}$			
Operation:	n: (W) + ((FSR2) + k) $\rightarrow$ dest			
Status Affected:	N, OV, C, D	C, Z		
Encoding:	0010	01d0 k	kkk	kkkk
Description:	contents of	ts of W are a the register et by the valu	ndica	
	If 'd' is '0', the result is stored in W. If 'd is '1', the result is stored back in register 'f' (default).			
Words:	1			
Cycles:	1			
Q Cycle Activity:				
Q1	Q2	Q3		Q4
Decode	Read 'k'	Process Data	-	Vrite to stination
Example:	ADDWF	[OFST],0		
Before Instructio W OFST FSR2 Contents of 0A2Ch After Instruction W Contents of 0A2Ch	= = =	17h 2Ch 0A00h 20h 37h 20h		

BSF	Bit Set Ind (Indexed L	exed iteral Offset	mode)				
Syntax:	BSF [k], b						
Operands:	$\begin{array}{l} 0 \leq f \leq 95 \\ 0 \leq b \leq 7 \end{array}$						
Operation:	$1 \rightarrow ((FSR))$	$1 \rightarrow ((FSR2) + k) < b >$					
Status Affected:	None						
Encoding:	1000	1000 bbb0 kkkk kkkk					
Description:		Bit 'b' of the register indicated by FSR2, offset by the value 'k', is set.					
Words:	-	1					
Cycles:	1						
Q Cycle Activity:							
Q1	Q2	Q3	Q4				
Decode	Read register 'f'	Process Data	Write to destination				
Example:	BSF [	FLAG_OFST]	, 7				
Before Instruct FLAG_OF FSR2		0Ah 0A00h					
Contents of 0A0Ah After Instructio	= n	55h					
Contents of 0A0Ah	=	D5h					
SETF	Set Indexe (Indexed L	d iteral Offset	mode)				
SETF Syntax:			mode)				
	(Indexed L		mode)				
Syntax: Operands:	(Indexed L SETF [k]	iteral Offset	mode)				
Syntax:	(Indexed L SETF [k] 0 ≤ k ≤ 95	iteral Offset	mode)				
Syntax: Operands: Operation: Status Affected:	(Indexed L SETF [k] $0 \le k \le 95$ FFh $\rightarrow$ ((FS	iteral Offset 6R2) + k)	mode) kk kkkk				
Syntax: Operands: Operation:	(Indexed LSETF[k] $0 \le k \le 95$ FFh $\rightarrow$ ((FSNone0110The content	SR2) + k)	kk kkkk er indicated by				
Syntax: Operands: Operation: Status Affected: Encoding:	(Indexed LSETF[k] $0 \le k \le 95$ FFh $\rightarrow$ ((FSNone0110The content	iteral Offset SR2) + k) 1000 kk	kk kkkk er indicated by				
Syntax: Operands: Operation: Status Affected: Encoding: Description: Words:	(Indexed L SETF [k] $0 \le k \le 95$ FFh $\rightarrow$ ((FS None 0110 The conten FSR2, offset	SR2) + k)	kk kkkk er indicated by				
Syntax: Operands: Operation: Status Affected: Encoding: Description: Words: Cycles:	(Indexed L SETF [k] $0 \le k \le 95$ FFh $\rightarrow$ ((FS None 0110 The conten FSR2, offse 1	SR2) + k)	kk kkkk er indicated by				
Syntax: Operands: Operation: Status Affected: Encoding: Description: Words:	(Indexed L SETF [k] $0 \le k \le 95$ FFh $\rightarrow$ ((FS None 0110 The conten FSR2, offse 1	SR2) + k)	kk kkkk er indicated by				
Syntax: Operands: Operation: Status Affected: Encoding: Description: Words: Cycles: Q Cycle Activity:	(Indexed L SETF [k] $0 \le k \le 95$ FFh $\rightarrow$ ((FS None 0110 The conten FSR2, offse 1 1	BR2) + k) 1000 kk ts of the regisl et by 'k', are s	kk kkkk er indicated by et to FFh.				
Syntax: Operands: Operation: Status Affected: Encoding: Description: Words: Cycles: Q Cycle Activity: Q1	(Indexed L SETF [k] $0 \le k \le 95$ FFh $\rightarrow$ ((FS None 0110 The conten FSR2, offse 1 1 Q2 Read 'k'	BR2) + k) 1000 kk ts of the regist et by 'k', are s Q3 Process	kk kkkk er indicated by et to FFh. Q4 Write				
Syntax: Operands: Operation: Status Affected: Encoding: Description: Words: Cycles: Q Cycle Activity: Q1 Decode Example: Before Instruct	(Indexed L SETF [k] $0 \le k \le 95$ FFh $\rightarrow$ ((FS None 0110 The conten FSR2, offset 1 1 Q2 Read 'k'	GR2) + k) 1000 kk ts of the regist et by 'k', are s Q3 Process Data	kk kkkk er indicated by et to FFh. Q4 Write				
Syntax: Operands: Operation: Status Affected: Encoding: Description: Words: Cycles: Q Cycle Activity: Q1 Decode Example:	(Indexed L SETF [k] $0 \le k \le 95$ FFh $\rightarrow$ ((FS None 0110 The conten FSR2, offse 1 1 Q2 Read 'k' SETF [ ion = 20	GR2) + k) 1000 kk ts of the regist et by 'k', are s Q3 Process Data OFST]	kk kkkk er indicated by et to FFh. Q4 Write				
Syntax: Operands: Operation: Status Affected: Encoding: Description: Words: Cycles: Q Cycle Activity: Q1 Decode Example: Before Instruct OFST FSR2	(Indexed L SETF [k] $0 \le k \le 95$ FFh $\rightarrow$ ((FS None 0110 The conten FSR2, offset 1 1 Q2 Read 'k' SETF [ ion = 20 = 00	iteral Offset         SR2) + k)         1000       kk         ts of the register         et by 'k', are s         Q3         Process         Data         'OFST ]         Ch         .00h	kk kkkk er indicated by et to FFh. Q4 Write				

### 29.2.5 SPECIAL CONSIDERATIONS WITH MICROCHIP MPLAB[®] IDE TOOLS

The latest versions of Microchip's software tools have been designed to fully support the extended instruction set for the PIC18F66K80 family. This includes the MPLAB C18 C Compiler, MPASM assembly language and MPLAB Integrated Development Environment (IDE).

When selecting a target device for software development, MPLAB IDE will automatically set default Configuration bits for that device. The default setting for the XINST Configuration bit is '0', disabling the extended instruction set and Indexed Literal Offset Addressing. For proper execution of applications developed to take advantage of the extended instruction set, XINST must be set during programming.

To develop software for the extended instruction set, the user must enable support for the instructions and the Indexed Addressing mode in their language tool(s). Depending on the environment being used, this may be done in several ways:

- A menu option or dialog box within the environment that allows the user to configure the language tool and its settings for the project
- · A command line option
- · A directive in the source code

These options vary between different compilers, assemblers and development environments. Users are encouraged to review the documentation accompanying their development systems for the appropriate information.

### 30.0 DEVELOPMENT SUPPORT

The PIC[®] microcontrollers and dsPIC[®] digital signal controllers are supported with a full range of software and hardware development tools:

- Integrated Development Environment
- MPLAB[®] IDE Software
- Compilers/Assemblers/Linkers
  - MPLAB C Compiler for Various Device Families
  - HI-TECH C[®] for Various Device Families
  - MPASM[™] Assembler
  - MPLINK[™] Object Linker/ MPLIB[™] Object Librarian
  - MPLAB Assembler/Linker/Librarian for Various Device Families
- Simulators
  - MPLAB SIM Software Simulator
- Emulators
  - MPLAB REAL ICE™ In-Circuit Emulator
- In-Circuit Debuggers
  - MPLAB ICD 3
  - PICkit™ 3 Debug Express
- Device Programmers
  - PICkit[™] 2 Programmer
  - MPLAB PM3 Device Programmer
- Low-Cost Demonstration/Development Boards, Evaluation Kits, and Starter Kits

### 30.1 MPLAB Integrated Development Environment Software

The MPLAB IDE software brings an ease of software development previously unseen in the 8/16/32-bit microcontroller market. The MPLAB IDE is a Windows[®] operating system-based application that contains:

- A single graphical interface to all debugging tools
  - Simulator
  - Programmer (sold separately)
  - In-Circuit Emulator (sold separately)
  - In-Circuit Debugger (sold separately)
- A full-featured editor with color-coded context
- A multiple project manager
- Customizable data windows with direct edit of contents
- High-level source code debugging
- · Mouse over variable inspection
- Drag and drop variables from source to watch windows
- · Extensive on-line help
- Integration of select third party tools, such as IAR C Compilers

The MPLAB IDE allows you to:

- Edit your source files (either C or assembly)
- One-touch compile or assemble, and download to emulator and simulator tools (automatically updates all project information)
- Debug using:
  - Source files (C or assembly)
  - Mixed C and assembly
  - Machine code

MPLAB IDE supports multiple debugging tools in a single development paradigm, from the cost-effective simulators, through low-cost in-circuit debuggers, to full-featured emulators. This eliminates the learning curve when upgrading to tools with increased flexibility and power.

### 30.2 MPLAB C Compilers for Various Device Families

The MPLAB C Compiler code development systems are complete ANSI C compilers for Microchip's PIC18, PIC24 and PIC32 families of microcontrollers and the dsPIC30 and dsPIC33 families of digital signal controllers. These compilers provide powerful integration capabilities, superior code optimization and ease of use.

For easy source level debugging, the compilers provide symbol information that is optimized to the MPLAB IDE debugger.

### 30.3 HI-TECH C for Various Device Families

The HI-TECH C Compiler code development systems are complete ANSI C compilers for Microchip's PIC family of microcontrollers and the dsPIC family of digital signal controllers. These compilers provide powerful integration capabilities, omniscient code generation and ease of use.

For easy source level debugging, the compilers provide symbol information that is optimized to the MPLAB IDE debugger.

The compilers include a macro assembler, linker, preprocessor, and one-step driver, and can run on multiple platforms.

### 30.4 MPASM Assembler

The MPASM Assembler is a full-featured, universal macro assembler for PIC10/12/16/18 MCUs.

The MPASM Assembler generates relocatable object files for the MPLINK Object Linker, Intel[®] standard HEX files, MAP files to detail memory usage and symbol reference, absolute LST files that contain source lines and generated machine code and COFF files for debugging.

The MPASM Assembler features include:

- · Integration into MPLAB IDE projects
- User-defined macros to streamline assembly code
- Conditional assembly for multi-purpose source files
- Directives that allow complete control over the assembly process

### 30.5 MPLINK Object Linker/ MPLIB Object Librarian

The MPLINK Object Linker combines relocatable objects created by the MPASM Assembler and the MPLAB C18 C Compiler. It can link relocatable objects from precompiled libraries, using directives from a linker script.

The MPLIB Object Librarian manages the creation and modification of library files of precompiled code. When a routine from a library is called from a source file, only the modules that contain that routine will be linked in with the application. This allows large libraries to be used efficiently in many different applications.

The object linker/library features include:

- Efficient linking of single libraries instead of many smaller files
- Enhanced code maintainability by grouping related modules together
- Flexible creation of libraries with easy module listing, replacement, deletion and extraction

### 30.6 MPLAB Assembler, Linker and Librarian for Various Device Families

MPLAB Assembler produces relocatable machine code from symbolic assembly language for PIC24, PIC32 and dsPIC devices. MPLAB C Compiler uses the assembler to produce its object file. The assembler generates relocatable object files that can then be archived or linked with other relocatable object files and archives to create an executable file. Notable features of the assembler include:

- · Support for the entire device instruction set
- · Support for fixed-point and floating-point data
- Command line interface
- · Rich directive set
- Flexible macro language
- · MPLAB IDE compatibility

### 30.7 MPLAB SIM Software Simulator

The MPLAB SIM Software Simulator allows code development in a PC-hosted environment by simulating the PIC MCUs and dsPIC[®] DSCs on an instruction level. On any given instruction, the data areas can be examined or modified and stimuli can be applied from a comprehensive stimulus controller. Registers can be logged to files for further run-time analysis. The trace buffer and logic analyzer display extend the power of the simulator to record and track program execution, actions on I/O, most peripherals and internal registers.

The MPLAB SIM Software Simulator fully supports symbolic debugging using the MPLAB C Compilers, and the MPASM and MPLAB Assemblers. The software simulator offers the flexibility to develop and debug code outside of the hardware laboratory environment, making it an excellent, economical software development tool.

### 30.8 MPLAB REAL ICE In-Circuit Emulator System

MPLAB REAL ICE In-Circuit Emulator System is Microchip's next generation high-speed emulator for Microchip Flash DSC and MCU devices. It debugs and programs PIC[®] Flash MCUs and dsPIC[®] Flash DSCs with the easy-to-use, powerful graphical user interface of the MPLAB Integrated Development Environment (IDE), included with each kit.

The emulator is connected to the design engineer's PC using a high-speed USB 2.0 interface and is connected to the target with either a connector compatible with incircuit debugger systems (RJ11) or with the new high-speed, noise tolerant, Low-Voltage Differential Signal (LVDS) interconnection (CAT5).

The emulator is field upgradable through future firmware downloads in MPLAB IDE. In upcoming releases of MPLAB IDE, new devices will be supported, and new features will be added. MPLAB REAL ICE offers significant advantages over competitive emulators including low-cost, full-speed emulation, run-time variable watches, trace analysis, complex breakpoints, a ruggedized probe interface and long (up to three meters) interconnection cables.

### 30.9 MPLAB ICD 3 In-Circuit Debugger System

MPLAB ICD 3 In-Circuit Debugger System is Microchip's most cost effective high-speed hardware debugger/programmer for Microchip Flash Digital Signal Controller (DSC) and microcontroller (MCU) devices. It debugs and programs PIC[®] Flash microcontrollers and dsPIC[®] DSCs with the powerful, yet easyto-use graphical user interface of MPLAB Integrated Development Environment (IDE).

The MPLAB ICD 3 In-Circuit Debugger probe is connected to the design engineer's PC using a high-speed USB 2.0 interface and is connected to the target with a connector compatible with the MPLAB ICD 2 or MPLAB REAL ICE systems (RJ-11). MPLAB ICD 3 supports all MPLAB ICD 2 headers.

### 30.10 PICkit 3 In-Circuit Debugger/ Programmer and PICkit 3 Debug Express

The MPLAB PICkit 3 allows debugging and programming of PIC[®] and dsPIC[®] Flash microcontrollers at a most affordable price point using the powerful graphical user interface of the MPLAB Integrated Development Environment (IDE). The MPLAB PICkit 3 is connected to the design engineer's PC using a full speed USB interface and can be connected to the target via an Microchip debug (RJ-11) connector (compatible with MPLAB ICD 3 and MPLAB REAL ICE). The connector uses two device I/O pins and the reset line to implement in-circuit debugging and In-Circuit Serial Programming[™].

The PICkit 3 Debug Express include the PICkit 3, demo board and microcontroller, hookup cables and CDROM with user's guide, lessons, tutorial, compiler and MPLAB IDE software.

### 30.11 PICkit 2 Development Programmer/Debugger and PICkit 2 Debug Express

The PICkit[™] 2 Development Programmer/Debugger is a low-cost development tool with an easy to use interface for programming and debugging Microchip's Flash families of microcontrollers. The full featured Windows[®] programming interface supports baseline (PIC10F, PIC12F5xx, PIC16F5xx), midrange (PIC12F6xx, PIC16F), PIC18F, PIC24, dsPIC30, dsPIC33, and PIC32 families of 8-bit, 16-bit, and 32-bit microcontrollers, and many Microchip Serial EEPROM products. With Microchip's powerful MPLAB Integrated Development Environment (IDE) the PICkit[™] 2 enables in-circuit debugging on most PIC[®] microcontrollers. In-Circuit-Debugging runs, halts and single steps the program while the PIC microcontroller is embedded in the application. When halted at a breakpoint, the file registers can be examined and modified.

The PICkit 2 Debug Express include the PICkit 2, demo board and microcontroller, hookup cables and CDROM with user's guide, lessons, tutorial, compiler and MPLAB IDE software.

### 30.12 MPLAB PM3 Device Programmer

The MPLAB PM3 Device Programmer is a universal, CE compliant device programmer with programmable voltage verification at VDDMIN and VDDMAX for maximum reliability. It features a large LCD display (128 x 64) for menus and error messages and a modular, detachable socket assembly to support various package types. The ICSP™ cable assembly is included as a standard item. In Stand-Alone mode, the MPLAB PM3 Device Programmer can read, verify and program PIC devices without a PC connection. It can also set code protection in this mode. The MPLAB PM3 connects to the host PC via an RS-232 or USB cable. The MPLAB PM3 has high-speed communications and optimized algorithms for quick programming of large memory devices and incorporates an MMC card for file storage and data applications.

### 30.13 Demonstration/Development Boards, Evaluation Kits, and Starter Kits

A wide variety of demonstration, development and evaluation boards for various PIC MCUs and dsPIC DSCs allows quick application development on fully functional systems. Most boards include prototyping areas for adding custom circuitry and provide application firmware and source code for examination and modification.

The boards support a variety of features, including LEDs, temperature sensors, switches, speakers, RS-232 interfaces, LCD displays, potentiometers and additional EEPROM memory.

The demonstration and development boards can be used in teaching environments, for prototyping custom circuits and for learning about various microcontroller applications.

In addition to the PICDEM[™] and dsPICDEM[™] demonstration/development board series of circuits, Microchip has a line of evaluation kits and demonstration software for analog filter design, KEELOQ[®] security ICs, CAN, IrDA[®], PowerSmart battery management, SEEVAL[®] evaluation system, Sigma-Delta ADC, flow rate sensing, plus many more.

Also available are starter kits that contain everything needed to experience the specified device. This usually includes a single application and debug capability, all on one board.

Check the Microchip web page (www.microchip.com) for the complete list of demonstration, development and evaluation kits.

### 31.0 ELECTRICAL CHARACTERISTICS

### Absolute Maximum Ratings^(†)

Ambient temperature under bias40°C to +125°C
Storage temperature
Voltage on MCLR with respect to Vss0.3V to 9.0V
Voltage on any digital only I/O pin with respect to Vss (except VDD)0.3V to 7.5V
Voltage on any combined digital and analog pin with respect to Vss (except VDD and MCLR)0.3V to (VDD + 0.3V)
Voltage on VDD with respect to Vss (PIC18F66K80)
Voltage on VDD with respect to Vss (PIC18LF66K80)
Total power dissipation (Note 1)1W
Maximum current out of Vss pin
Maximum current into VDD pin250 mA
Input clamp current, Iικ (VI < 0 or VI > VDD)
Output clamp current, Ioκ (Vo < 0 or Vo > VDD)
Maximum output current sunk by PORTA<7:6> and any PORTB and PORTC I/O pins
Maximum output current sunk by any PORTD and PORTE I/O pins
Maximum output current sunk by PORTA<5:0> and any PORTF and PORTG I/O pins
Maximum output current sourced by PORTA<7:6> and any PORTB and PORTC I/O pins
Maximum output current sourced by any PORTD, PORTE and PORTJ I/O pins8 mA
Maximum output current sourced by PORTA<5:0> and any PORTF, PORTG and PORTH I/O pins
Maximum current sunk by all ports combined

**Note 1:** Power dissipation is calculated as follows: Pdis = VDD x {IDD  $- \sum$  IOH} +  $\sum$  {(VDD - VOH) x IOH} +  $\sum$ (VOL x IOL)

**† NOTICE:** Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

### FIGURE 31-1: VOLTAGE-FREQUENCY GRAPH, REGULATOR ENABLED (INDUSTRIAL/EXTENDED)⁽¹⁾



### FIGURE 31-2: VOLTAGE-FREQUENCY GRAPH, REGULATOR DISABLED (INDUSTRIAL/EXTENDED)^(1,2)



### 31.1 DC Characteristics: Supply Voltage PIC18F66K80 Family (Industrial/Extended)

PIC18F66K80 Family (Industrial, Extended)			$\begin{array}{l} \mbox{Standard Operating Conditions (unless otherwise stated)} \\ \mbox{Operating temperature} & -40^\circ C \leq TA \leq +85^\circ C \mbox{ for industrial} \\ -40^\circ C \leq TA \leq +125^\circ C \mbox{ for extended} \end{array}$				$\leq$ +85°C for industrial
Param No.	Symbol	Characteristic	Min	Тур	Мах	Units	Conditions
D001	Vdd	Supply Voltage	1.8 1.8		3.6 5.5	V V	For LF devices For F devices
D001C	AVdd	Analog Supply Voltage	VDD - 0.3		VDD + 0.3	V	
D001D	AVss	Analog Ground Potential	Vss – 0.3		Vss + 0.3	V	
D002	Vdr	RAM Data Retention Voltage ⁽¹⁾	1.5	_	—	V	
D003	Vpor	VDD Start Voltage to Ensure Internal Power-on Reset Signal	—	_	0.7	V	See Section 5.3 "Power-on Reset (POR)" for details
D004	Svdd	<b>VDD Rise Rate</b> to Ensure Internal Power-on Reset Signal	0.05	—	_	V/ms	See Section 5.3 "Power-on Reset (POR)" for details
D005	Bvdd	Brown-out Reset Voltage (High, Medium and Low-Power mode BORV<1:0> = 11 ⁽²⁾ BORV<1:0> = 10 BORV<1:0> = 01 BORV<1:0> = 00	1.69 1.88 2.53 2.82	1.8 2.0 2.7 3.0	1.91 2.12 2.86 3.18	V V V	

**Note 1:** This is the limit to which VDD can be lowered in Sleep mode, or during a device Reset, without losing RAM data.

2: Device will operate normally until Brown-out Reset occurs, even though VDD may be below VDDMIN.

### 31.2 DC Characteristics: Power-Down and Supply Current PIC18F66K80 Family (Industrial/Extended)

	6 <b>K80 Family</b> strial/Extended)		$ \begin{array}{ll} \mbox{Standard Operating Conditions (unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for industrial} \\ -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for extended} \end{array} $					
Param Device No.		Typ Max Units Condition			litions			
	Power-Down Current	(IPD) ⁽¹⁾						
	PIC18LFXXK80	8	400	nA	-40°C			
		13	500	nA	+25°C	VDD = 1.8V		
		35	750	nA	+60°C	(Sleep mode)		
		218	980	nA	+85°C	Regulator Disabled		
		3	6	μA	+125°C			
	PIC18LFXXK80	14	500	nA	-40°C			
		34	600	nA	+25°C	VDD = 3.3V		
		92	850	nA	+60°C	(Sleep mode)		
		312	1250	nA	+85°C	Regulator Disabled		
		4	8	μA	+125°C			
	PIC18FXXK80	200	700	nA	-40°C			
		230	800	nA	+25°C	VDD = 3.3V		
		320	1050	nA	+60°C	(Sleep mode)		
		510	1500	nA	+85°C	Regulator Enabled		
		5	9	μA	+125°C			
	PIC18FXXK80	220	1000	nA	-40°C			
		240	1000	nA	+25°C	VDD = 5V		
		340	1100	nA	+60°C	(Sleep mode)		
		540	1580	nA	+85°C	Regulator Enabled		
		5	10	μA	+125°C			

**Legend:** Shading of rows is to assist in readability of the table.

Note 1: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in a high-impedance state and tied to VDD or Vss, and all features that add delta current are disabled (such as WDT, SOSC oscillator, BOR, etc.).

2: The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

- OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD;
- MCLR = VDD; WDT enabled/disabled as specified.
- 3: Standard, low-cost 32 kHz crystals have an operating temperature range of -10°C to +70°C. Extended temperature crystals are available at a much higher cost.
- 4: For LF devices, RETEN (CONFIG1L<0>) = 1.
- 5: For F devices, SRETEN (WDTCON<4>) = 1 and  $\overline{RETEN}$  (CONFIG1L<0>) = 0.
|              | 6K80 Family<br>strial/Extended) |        | $\begin{array}{llllllllllllllllllllllllllllllllllll$ |       |            |                                                            |                                     |  |  |  |  |  |
|--------------|---------------------------------|--------|------------------------------------------------------|-------|------------|------------------------------------------------------------|-------------------------------------|--|--|--|--|--|
| Param<br>No. | Device                          | Тур    | Max                                                  | Units | Conditions |                                                            |                                     |  |  |  |  |  |
|              | Supply Current (IDD)            | )(2,3) |                                                      |       |            |                                                            |                                     |  |  |  |  |  |
|              | PIC18LFXXK80                    | 4      | 8                                                    | μA    | -40°C      |                                                            |                                     |  |  |  |  |  |
|              |                                 | 4      | 8                                                    | μA    | +25°C      |                                                            |                                     |  |  |  |  |  |
|              |                                 | 4      | 8                                                    | μA    | +60°C      | $V_{DD} = 1.8V^{(4)}$<br>Regulator Disabled                |                                     |  |  |  |  |  |
|              |                                 | 5      | 9                                                    | μA    | +85°C      |                                                            |                                     |  |  |  |  |  |
|              |                                 | 9      | 12                                                   | μA    | +125°C     |                                                            |                                     |  |  |  |  |  |
|              | PIC18LFXXK80                    | 7      | 11                                                   | μA    | -40°C      |                                                            |                                     |  |  |  |  |  |
|              |                                 | 7      | 11                                                   | μA    | +25°C      |                                                            |                                     |  |  |  |  |  |
|              |                                 | 7      | 11                                                   | μA    | +60°C      | $V_{DD} = 3.3V^{(4)}$<br>Regulator Disabled                |                                     |  |  |  |  |  |
|              |                                 | 8      | 12                                                   | μA    | +85°C      |                                                            |                                     |  |  |  |  |  |
|              |                                 | 13     | 15                                                   | μA    | +125°C     |                                                            | Fosc = 31 kHz                       |  |  |  |  |  |
|              | PIC18FXXK80                     | 51     | 150                                                  | μA    | -40°C      |                                                            | ( <b>RC_RUN</b> mode,<br>LF-INTOSC) |  |  |  |  |  |
|              |                                 | 70     | 150                                                  | μA    | +25°C      | ) ( ) (5)                                                  | ,                                   |  |  |  |  |  |
|              |                                 | 75     | 150                                                  | μA    | +60°C      | V _{DD} = 3.3V ⁽⁵⁾<br>Regulator Enabled |                                     |  |  |  |  |  |
|              |                                 | 80     | 170                                                  | μA    | +85°C      |                                                            |                                     |  |  |  |  |  |
|              |                                 | 88     | 190                                                  | μA    | +125°C     |                                                            |                                     |  |  |  |  |  |
|              | PIC18FXXK80                     | 75     | 180                                                  | μA    | -40°C      |                                                            |                                     |  |  |  |  |  |
|              |                                 | 75     | 180                                                  | μA    | +25°C      |                                                            |                                     |  |  |  |  |  |
|              |                                 | 75     | 180                                                  | μA    | +60°C      | V _{DD} = 5V ⁽⁵⁾<br>Regulator Enabled   |                                     |  |  |  |  |  |
|              |                                 | 80     | 190                                                  | μA    | +85°C      |                                                            |                                     |  |  |  |  |  |
|              |                                 | 95     | 200                                                  | μA    | +125°C     |                                                            |                                     |  |  |  |  |  |

Legend: Shading of rows is to assist in readability of the table.

**Note 1:** The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in a high-impedance state and tied to VDD or Vss, and all features that add delta current are disabled (such as WDT, SOSC oscillator, BOR, etc.).

2: The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

- OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD;
- MCLR = VDD; WDT enabled/disabled as specified.
- **3:** Standard, low-cost 32 kHz crystals have an operating temperature range of -10°C to +70°C. Extended temperature crystals are available at a much higher cost.
- 4: For LF devices, RETEN (CONFIG1L<0>) = 1.
- 5: For F devices, SRETEN (WDTCON<4>) = 1 and  $\overline{RETEN}$  (CONFIG1L<0>) = 0.

	6K80 Family strial/Extended)		$\begin{array}{ll} \mbox{Standard Operating Conditions (unless otherwise stated)} \\ \mbox{Operating temperature} & -40^\circ C \leq TA \leq +85^\circ C \mbox{ for industrial} \\ -40^\circ C \leq TA \leq +125^\circ C \mbox{ for extended} \end{array}$									
Param No.	Device	Тур	Max	Units	Conditions							
	Supply Current (IDD)	nt (IDD) Cont. ^(2,3)										
	PIC18LFXXK80	274	600	μA	-40°C							
		274	600	μA	+25°C							
		274	600	μA	+60°C	$V_{DD} = 1.8V^{(4)}$ Regulator Disabled						
		280	650	μA	+85°C							
		290	700	μΑ	+125°C							
	PIC18LFXXK80	410	820	μA	-40°C							
		410	820	μA	+25°C							
		410	820	μA	+60°C	$V_{DD} = 3.3V^{(4)}$ Regulator Disabled						
		420	840	μA	+85°C							
		430	990	μA	+125°C		Fosc = 1 MHz ( <b>RC_RUN</b> mode,					
	PIC18FXXK80	490	860	μΑ	-40°C		HF-INTOSC)					
		490	860	μA	+25°C	) ( ) (5)	,					
		490	860	μΑ	+60°C	$V_{DD} = 3.3V^{(5)}$ Regulator Enabled						
		500	890	μΑ	+85°C							
		510	1060	μΑ	+125°C							
	PIC18FXXK80	490	910	μΑ	-40°C							
		490	910	μΑ	+25°C	) (						
		490	910	μΑ	+60°C	$V_{DD} = 5V^{(5)}$ Regulator Enabled						
		500	970	μΑ	+85°C	. logulator Enabled						
		510	1125	μA	+125°C							

Legend: Shading of rows is to assist in readability of the table.

**Note 1:** The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in a high-impedance state and tied to VDD or VSS, and all features that add delta current are disabled (such as WDT, SOSC oscillator, BOR, etc.).

2: The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD;

MCLR = VDD; WDT enabled/disabled as specified.

3: Standard, low-cost 32 kHz crystals have an operating temperature range of -10°C to +70°C. Extended temperature crystals are available at a much higher cost.

- 4: For LF devices, RETEN (CONFIG1L<0>) = 1.
- 5: For F devices, SRETEN (WDTCON<4>) = 1 and RETEN (CONFIG1L<0>) = 0.

	6 <b>K80 Family</b> strial/Extended)		$\begin{array}{llllllllllllllllllllllllllllllllllll$									
Param No.	Device	Тур	Max	Units	Conditions							
	Supply Current (IDD)	Cont. ^(2,3)										
	PIC18LFXXK80	520	820	μA	-40°C							
		520	820	μA	+25°C							
		520	820	μA	+60°C	$V_{DD} = 1.8V^{(4)}$ Regulator Disabled						
		530	880	μA	+85°C							
		540	1000	μA	+125°C							
	PIC18LFXXK80	941	1600	μA	-40°C							
		941	1600	μA	+25°C							
		941	1600	μA	+60°C	$V_{DD} = 3.3V^{(4)}$ Regulator Disabled						
		950	1610	μA	+85°C							
		960	1800	μA	+125°C		Fosc = 4 MHz					
	PIC18FXXK80	981	1640	μA	-40°C		( <b>RC_RUN</b> mode, HF-INTOSC)					
		981	1640	μA	+25°C	(5)	- )					
		981	1640	μA	+60°C	$V_{DD} = 3.3V^{(5)}$ Regulator Enabled						
		990	1650	μA	+85°C							
		1000	1900	μA	+125°C							
	PIC18FXXK80	1	2.2	mA	-40°C							
		1	2.2	mA	+25°C							
		1	2.2	mA	+60°C	$V_{DD} = 5V^{(5)}$ Regulator Enabled						
		1	2.2	mA	+85°C							
		1	2.2	mA	+125°C							

Legend: Shading of rows is to assist in readability of the table.

**Note 1:** The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in a high-impedance state and tied to VDD or Vss, and all features that add delta current are disabled (such as WDT, SOSC oscillator, BOR, etc.).

2: The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

- OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD;
- MCLR = VDD; WDT enabled/disabled as specified.
- **3:** Standard, low-cost 32 kHz crystals have an operating temperature range of -10°C to +70°C. Extended temperature crystals are available at a much higher cost.
- 4: For LF devices, RETEN (CONFIG1L<0>) = 1.
- 5: For F devices, SRETEN (WDTCON<4>) = 1 and  $\overline{RETEN}$  (CONFIG1L<0>) = 0.

	6 <b>K80 Family</b> strial/Extended)		$\begin{array}{ll} \mbox{Standard Operating Conditions (unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for industrial} \\ -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for extended} \end{array}$									
Param No.	Device	Тур	Max	Units	Conditions							
	Supply Current (IDD)	Current (IDD) Cont. ^(2,3)										
	PIC18LFXXK80	880	1600	nA	-40°C							
		880	1600	nA	+25°C							
		880	1600	nA	+60°C	$V_{DD} = 1.8V^{(4)}$ Regulator Disabled						
		1	2	μA	+85°C							
		5	10	μA	+125°C							
	PIC18LFXXK80	1.6	5	μA	-40°C							
		1.6	5	μA	+25°C							
		1.6	5	μA	+60°C	$V_{DD} = 3.3V^{(4)}$ Regulator Disabled						
		2	6	μA	+85°C							
		7	12	μA	+125°C		Fosc = 31 kHz ( <b>RC_IDLE</b> mode,					
	PIC18FXXK80	41	130	μA	-40°C		LF-INTOSC)					
		59	130	μΑ	+25°C	) ( ) ( <b>5</b> )						
		64	130	μA	+60°C	$V_{DD} = 3.3V^{(5)}$ Regulator Enabled						
		70	150	μA	+85°C							
		80	175	μA	+125°C							
	PIC18FXXK80	53	160	μA	-40°C							
		62	160	μA	+25°C	) (==) (5)						
		70	160	μA	+60°C	V _{DD} = 5V ⁽⁵⁾ Regulator Enabled						
		85	170	μA	+85°C							
		100	180	μA	+125°C							

Legend: Shading of rows is to assist in readability of the table.

**Note 1:** The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in a high-impedance state and tied to VDD or VSS, and all features that add delta current are disabled (such as WDT, SOSC oscillator, BOR, etc.).

2: The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD;

MCLR = VDD; WDT enabled/disabled as specified.

3: Standard, low-cost 32 kHz crystals have an operating temperature range of -10°C to +70°C. Extended temperature crystals are available at a much higher cost.

- 4: For LF devices, RETEN (CONFIG1L<0>) = 1.
- 5: For F devices, SRETEN (WDTCON<4>) = 1 and RETEN (CONFIG1L<0>) = 0.

	<b>5K80 Family</b> strial/Extended)		$\begin{array}{llllllllllllllllllllllllllllllllllll$									
Param No.	Device	Тур	Max	Units	Conditions							
	Supply Current (IDD)	Current (IDD) Cont. ^(2,3)										
	PIC18LFXXK80	260	380	μA	-40°C							
		260	380	μA	+25°C							
		260	380	μA	+60°C	$V_{DD} = 1.8V^{(4)}$ Regulator Disabled						
		270	390	μA	+85°C							
		280	420	μA	+125°C	7						
	PIC18LFXXK80	400	500	μA	-40°C							
		400	500	μA	+25°C							
		400	500	μA	+60°C	$V_{DD} = 3.3V^{(4)}$ Regulator Disabled						
		410	520	μA	+85°C							
		420	580	μA	+125°C		Fosc = 1 MHz					
	PIC18FXXK80	430	560	μA	-40°C		( <b>RC_IDLE</b> mode, HF-INTOSC)					
		430	560	μA	+25°C		,					
		430	560	μA	+60°C	VDD = 3.3V ⁽⁵⁾ Regulator Enabled						
		450	580	μA	+85°C							
		480	620	μA	+125°C							
	PIC18FXXK80	450	620	μA	-40°C							
		450	620	μA	+25°C	V _{DD} = 5V ⁽⁵⁾ Regulator Enabled						
		450	620	μA	+60°C							
		470	640	μA	+85°C							
		500	680	μA	+125°C							

Legend: Shading of rows is to assist in readability of the table.

Note 1: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in a high-impedance state and tied to VDD or Vss, and all features that add delta current are disabled (such as WDT, SOSC oscillator, BOR, etc.).

2: The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

- OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD;
- MCLR = VDD; WDT enabled/disabled as specified.
- **3:** Standard, low-cost 32 kHz crystals have an operating temperature range of -10°C to +70°C. Extended temperature crystals are available at a much higher cost.
- 4: For LF devices, RETEN (CONFIG1L<0>) = 1.
- 5: For F devices, SRETEN (WDTCON<4>) = 1 and  $\overline{RETEN}$  (CONFIG1L<0>) = 0.

	6 <b>K80 Family</b> strial/Extended)		$\begin{array}{llllllllllllllllllllllllllllllllllll$									
Param No.	Device	Тур	Max	Units	Conditions							
	Supply Current (IDD)	) Cont. ^(2,3)										
	PIC18LFXXK80	330	480	μA	-40°C							
		330	480	μA	+25°C							
		330	480	μA	+60°C	$V_{DD} = 1.8V^{(4)}$ Regulator Disabled						
		340	500	μA	+85°C							
		350	540	μA	+125°C							
	PIC18LFXXK80	522	720	μA	-40°C							
		522	720	μA	+25°C	$\lambda = 0.01$						
		522	720	μA	+60°C	$V_{DD} = 3.3V^{(4)}$ Regulator Disabled						
		540	740	μA	+85°C							
		550	780	μA	+125°C		Fosc = 4 MHz ( <b>RC IDLE</b> mode,					
	PIC18FXXK80	540	760	μA	-40°C		Internal HF-INTOSC)					
		540	760	μA	+25°C	) ( ) (5)						
		540	760	μA	+60°C	$V_{DD} = 3.3 V^{(5)}$ Regulator Enabled						
		560	780	μA	+85°C							
		580	810	μA	+125°C							
	PIC18FXXK80	600	1250	μA	-40°C							
		600	1250	μA	+25°C	V _{DD} = 5V <b>(5)</b>						
		600	1250	μA	+60°C	Regulator Enabled						
		610	1300	μA	+85°C							
		620	1340	μA	+125°C							

Legend: Shading of rows is to assist in readability of the table.

**Note 1:** The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in a high-impedance state and tied to VDD or VSS, and all features that add delta current are disabled (such as WDT, SOSC oscillator, BOR, etc.).

2: The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD;

MCLR = VDD; WDT enabled/disabled as specified.

3: Standard, low-cost 32 kHz crystals have an operating temperature range of -10°C to +70°C. Extended temperature crystals are available at a much higher cost.

- 4: For LF devices, RETEN (CONFIG1L<0>) = 1.
- 5: For F devices, SRETEN (WDTCON<4>) = 1 and RETEN (CONFIG1L<0>) = 0.

	6 <b>K80 Family</b> strial/Extended)		$\begin{array}{ll} \mbox{Standard Operating Conditions (unless otherwise stated)} \\ \mbox{Operating temperature} & -40^\circ C \leq TA \leq +85^\circ C \mbox{ for industrial} \\ -40^\circ C \leq TA \leq +125^\circ C \mbox{ for extended} \end{array}$									
Param No.	Device	Тур	Max	Units	Conditions							
	Supply Current (IDD)	t (IDD) Cont. ^(2,3)										
	PIC18LFXXK80	90	260	μA	-40°C							
		90	260	μA	+25°C							
		90	260	μA	+60°C	$V_{DD} = 1.8V^{(4)}$ Regulator Disabled						
		100	270	μA	+85°C							
		110	300	μA	+125°C	$\neg$						
	PIC18LFXXK80	163	540	μA	-40°C							
		163	540	μA	+25°C							
		163	540	μA	+60°C	$V_{DD} = 3.3V^{(4)}$ Regulator Disabled						
		170	560	μA	+85°C							
		180	600	μA	+125°C	$\neg$	Fosc = 1 MHz					
	PIC18FXXK80	201	560	μA	-40°C		( <b>PRI_RUN</b> mode, EC oscillator)					
		217	560	μA	+25°C		,					
		224	560	μA	+60°C	$V_{DD} = 3.3V^{(5)}$ Regulator Enabled						
		228	580	μA	+85°C							
		236	620	μA	+125°C							
	PIC18FXXK80	240	740	μA	-40°C							
		240	740	μA	+25°C							
		240	740	μA	+60°C	$V_{DD} = 5V^{(5)}$ Regulator Enabled						
		250	840	μA	+85°C							
		260	940	μA	+125°C							

Legend: Shading of rows is to assist in readability of the table.

**Note 1:** The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in a high-impedance state and tied to VDD or Vss, and all features that add delta current are disabled (such as WDT, SOSC oscillator, BOR, etc.).

2: The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

- OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD;
- MCLR = VDD; WDT enabled/disabled as specified.
- **3:** Standard, low-cost 32 kHz crystals have an operating temperature range of -10°C to +70°C. Extended temperature crystals are available at a much higher cost.
- 4: For LF devices, RETEN (CONFIG1L<0>) = 1.
- 5: For F devices, SRETEN (WDTCON<4>) = 1 and  $\overline{RETEN}$  (CONFIG1L<0>) = 0.

	6K80 Family strial/Extended)		$\begin{array}{ll} \mbox{Standard Operating Conditions (unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for industrial} \\ -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for extended} \end{array}$									
Param No.	Device	Тур	Max	Units	Conditions							
	Supply Current (IDD)	(IDD) Cont. ^(2,3)										
	PIC18LFXXK80	270	600	μA	-40°C							
		270	600	μA	+25°C							
		270	600	μA	+60°C	$V_{DD} = 1.8V^{(4)}$ Regulator Disabled						
		300	700	μA	+85°C							
		320	850	μA	+125°C							
	PIC18LFXXK80	540	1000	μA	-40°C							
		540	1000	μA	+25°C							
		540	1000	μA	+60°C	$V_{DD} = 3.3V^{(4)}$ Regulator Disabled						
		550	1100	μA	+85°C							
		560	1200	μA	+125°C		Fosc = 4 MHz					
	PIC18FXXK80	566	1020	μA	-40°C		( <b>PRI_RUN</b> mode, EC oscillator)					
		585	1020	μA	+25°C		,					
		590	1020	μA	+60°C	$V_{DD} = 3.3V^{(5)}$ Regulator Enabled						
		595	1120	μΑ	+85°C							
		600	1220	μA	+125°C							
	PIC18FXXK80	630	2000	μA	-40°C							
		630	2000	μA	+25°C							
		630	2000	μA	+60°C	$V_{DD} = 5V^{(5)}$ Regulator Enabled						
		640	2000	μA	+85°C							
		650	2000	μA	+125°C							

Legend: Shading of rows is to assist in readability of the table.

**Note 1:** The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in a high-impedance state and tied to VDD or VSS, and all features that add delta current are disabled (such as WDT, SOSC oscillator, BOR, etc.).

2: The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD;

MCLR = VDD; WDT enabled/disabled as specified.

3: Standard, low-cost 32 kHz crystals have an operating temperature range of -10°C to +70°C. Extended temperature crystals are available at a much higher cost.

- 4: For LF devices, RETEN (CONFIG1L<0>) = 1.
- 5: For F devices, SRETEN (WDTCON<4>) = 1 and RETEN (CONFIG1L<0>) = 0.

	6 <b>K80 Family</b> strial/Extended)	Standard Operating	•	•		<b>herwise stated)</b> 85°C for industrial 125°C for extended	
Param No.	Device	Тур	Max	Units		Condition	S
	Supply Current (IDD) (	Cont. ^(2,3)					
	PIC18 <b>LF</b> XXK80	2	5	mA	-40°C to +125°C	$V_{DD} = 3.3 V^{(4)}$ Regulator Disabled	
	PIC18 <b>F</b> XXK80	2	5	mA	-40°C to +125°C	V _{DD} = 3.3V ⁽⁵⁾ Regulator Enabled	Fosc = 16 MHz ( <b>PRI_RUN</b> mode, 4 MHz EC oscillator with PLL)
	PIC18 <b>F</b> XXK80	2	6	mA	-40°C to +125°C	$V_{DD} = 5.5 V^{(5)}$ Regulator Enabled	
	PIC18LFXXK80	7	11	mA	-40°C to +125°C	$V_{DD} = 3.3V^{(4)}$ Regulator Disabled	
	PIC18FXXK80	7	11	mA	-40°C to +125°C	$V_{DD} = 3.3 V^{(5)}$ Regulator Enabled	Fosc = 64 MHz ( <b>PRI_RUN</b> mode, 16 MHz EC oscillator with PLL)
	PIC18FXXK80	8	12	mA	-40°C to +125°C	$V_{DD} = 5.5 V^{(5)}$ Regulator Enabled	
	PIC18LFXXK80	7	11	mA	-40°C to +125°C	$V_{DD} = 3.3V^{(4)}$ Regulator Disabled	_
	PIC18FXXK80	7	11	mA	-40°C to +125°C	$V_{DD} = 3.3V^{(4)}$ Regulator Enabled	Fosc = 64 MHz ( <b>PRI_RUN</b> mode, EC oscillator)
	PIC18FXXK80	8	12	mA	-40°C to +125°C	$V_{DD} = 5.5 V^{(5)}$ Regulator Enabled	
	PIC18LFXXK80	2.3	5	mA	-40°C to +125°C	$V_{DD} = 3.3V^{(4)}$ Regulator Disabled	Fosc = 64 MHz ( <b>PRI_IDLE</b> mode, EC oscillator)
	PIC18 <b>F</b> XXK80	2.3	5	mA	-40°C to +125°C	$V_{DD} = 3.3 V^{(5)}$ Regulator Enabled	
	PIC18 <b>F</b> XXK80	2.5	6	mA	-40°C to +125°C	$V_{DD} = 5.5 V^{(5)}$ Regulator Enabled	

Legend: Shading of rows is to assist in readability of the table.

**Note 1:** The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in a high-impedance state and tied to VDD or Vss, and all features that add delta current are disabled (such as WDT, SOSC oscillator, BOR, etc.).

2: The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD;

- MCLR = VDD; WDT enabled/disabled as specified.
- 3: Standard, low-cost 32 kHz crystals have an operating temperature range of -10°C to +70°C. Extended temperature crystals are available at a much higher cost.
- 4: For LF devices, RETEN (CONFIG1L<0>) = 1.
- 5: For F devices, SRETEN (WDTCON<4>) = 1 and  $\overline{\text{RETEN}}$  (CONFIG1L<0>) = 0.

	6 <b>K80 Family</b> strial/Extended)		$\begin{array}{ll} \mbox{Standard Operating Conditions (unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for industrial} \\ -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for extended} \end{array}$									
Param No.	Device	Тур	Max	Units	Conditions							
	Supply Current (IDD)	Current (IDD) Cont. ^(2,3)										
	PIC18LFXXK80	20	70	μA	-40°C							
		20	70	μA	+25°C							
		20	70	μA	+60°C	$V_{DD} = 1.8V^{(4)}$ Regulator disabled						
		25	80	μA	+85°C							
		30	100	μA	+125°C	7						
	PIC18LFXXK80	37	120	μA	-40°C							
		37	120	μA	+25°C							
		37	120	μA	+60°C	$V_{DD} = 3.3V^{(4)}$ Regulator disabled						
		40	130	μA	+85°C							
		45	150	μA	+125°C		Fosc = 1 MHz					
	PIC18FXXK80	85	140	μA	-40°C		( <b>PRI_IDLE</b> mode, EC oscillator)					
		100	140	μA	+25°C		,					
		105	140	μA	+60°C	$V_{DD} = 3.3V^{(5)}$ Regulator enabled						
		110	150	μA	+85°C							
		120	170	μA	+125°C							
	PIC18FXXK80	110	225	μA	-40°C							
		110	225	μA	+25°C	) (======; (5)						
		110	225	μA	+60°C	$V_{DD} = 5V^{(5)}$ Regulator enabled						
		120	230	μA	+85°C							
		130	250	μA	+125°C							

Legend: Shading of rows is to assist in readability of the table.

**Note 1:** The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in a high-impedance state and tied to VDD or VSS, and all features that add delta current are disabled (such as WDT, SOSC oscillator, BOR, etc.).

2: The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD;

MCLR = VDD; WDT enabled/disabled as specified.

3: Standard, low-cost 32 kHz crystals have an operating temperature range of -10°C to +70°C. Extended temperature crystals are available at a much higher cost.

- 4: For LF devices, RETEN (CONFIG1L<0>) = 1.
- 5: For F devices, SRETEN (WDTCON<4>) = 1 and RETEN (CONFIG1L<0>) = 0.

	6 <b>K80 Family</b> strial/Extended)		$\begin{array}{ll} \mbox{Standard Operating Conditions (unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for industrial} \\ -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for extended} \end{array}$									
Param No.	Device	Тур	Max	Units	Conditions							
	Supply Current (IDD)	rent (IDD) Cont. ^(2,3)										
	PIC18LFXXK80	75	160	μA	-40°C							
		75	160	μA	+25°C							
		75	160	μA	+60°C	$V_{DD} = 1.8V^{(4)}$ Regulator Disabled						
		76	170	μA	+85°C							
		82	180	μA	+125°C	7						
	PIC18LFXXK80	148	300	μA	-40°C							
		148	300	μA	+25°C							
		148	300	μA	+60°C	$V_{DD} = 3.3V^{(4)}$ Regulator Disabled						
		150	400	μA	+85°C							
		157	460	μA	+125°C	7	Fosc = 4 MHz					
	PIC18FXXK80	187	320	μA	-40°C		(PRI_IDLE mode, EC oscillator)					
		204	320	μA	+25°C	(5)	,					
		212	320	μA	+60°C	$V_{DD} = 3.3 V^{(5)}$ Regulator Enabled						
		218	420	μA	+85°C							
		230	480	μA	+125°C							
	PIC18FXXK80	230	500	μA	-40°C							
		230	500	μA	+25°C							
		230	500	μA	+60°C	$V_{DD} = 5V^{(5)}$ Regulator Enabled						
		240	600	μA	+85°C							
		250	700	μA	+125°C							

Legend: Shading of rows is to assist in readability of the table.

**Note 1:** The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in a high-impedance state and tied to VDD or Vss, and all features that add delta current are disabled (such as WDT, SOSC oscillator, BOR, etc.).

2: The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

- OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD;
- MCLR = VDD; WDT enabled/disabled as specified.
- **3:** Standard, low-cost 32 kHz crystals have an operating temperature range of -10°C to +70°C. Extended temperature crystals are available at a much higher cost.
- 4: For LF devices, RETEN (CONFIG1L<0>) = 1.
- 5: For F devices, SRETEN (WDTCON<4>) = 1 and  $\overline{RETEN}$  (CONFIG1L<0>) = 0.

	6 <b>K80 Family</b> strial/Extended)		$\begin{array}{llllllllllllllllllllllllllllllllllll$									
Param No.	Device	Тур	Max	Units		Conditions						
	Supply Current (IDD)	rrent (IDD) Cont. ^(2,3)										
	PIC18LFXXK80	2	8	μA	-40°C							
		5	10	μA	+25°C							
		6	15	μA	+60°C	$V_{DD} = 1.8V^{(4)}$ Regulator Disabled						
		8	20	μA	+85°C							
		13	30	μA	+125°C							
	PIC18LFXXK80	3	15	μA	-40°C							
		16	22	μA	+25°C							
		17	28	μA	+60°C	$V_{DD} = 3.3V^{(4)}$ Regulator Disabled						
		19	39	μA	+85°C							
		25	60	μA	+125°C		Fosc = 32 kHz ⁽³⁾ ( <b>SEC RUN</b> mode,					
	PIC18FXXK80	70	170	μA	-40°C		SOSCSELX = 01)					
		70	170	μA	+25°C		,					
		70	170	μA	+60°C	$V_{DD} = 3.3 V^{(5)}$ Regulator Enabled						
		75	180	μA	+85°C							
		90	190	μA	+125°C							
	PIC18FXXK80	75	180	μA	-40°C							
		75	180	μA	+25°C	) (==) (5)						
		75	180	μA	+60°C	$V_{DD} = 5V^{(5)}$ Regulator Enabled						
		80	190	μA	+85°C							
		95	200	μA	+125°C							

Legend: Shading of rows is to assist in readability of the table.

**Note 1:** The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in a high-impedance state and tied to VDD or Vss, and all features that add delta current are disabled (such as WDT, SOSC oscillator, BOR, etc.).

2: The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD;

MCLR = VDD; WDT enabled/disabled as specified.

3: Standard, low-cost 32 kHz crystals have an operating temperature range of -10°C to +70°C. Extended temperature crystals are available at a much higher cost.

- 4: For LF devices, RETEN (CONFIG1L<0>) = 1.
- 5: For F devices, SRETEN (WDTCON<4>) = 1 and RETEN (CONFIG1L<0>) = 0.

## 31.2 DC Characteristics: Power-Down and Supply Current PIC18F66K80 Family (Industrial/Extended) (Continued)

PIC18F66K80 Family (Industrial/Extended)			$ \begin{array}{ll} \mbox{Standard Operating Conditions (unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for industrial} \\ -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for extended} \end{array} $								
Param No.	Device	Тур	Max	Units	Conditions						
	Supply Current (IDD)	Cont. ^(2,3)	•	•							
	PIC18LFXXK80	1.4	4	μA	-40°C						
		2.4	6	μA	+25°C						
		3.6	10	μA	+60°C	VDD = 1.8V ⁽⁴⁾ Regulator Disabled					
		4.6	12	μA	+85°C						
		9.0	20	μA	+125°	]					
	PIC18LFXXK80	2	5	μA	-40°C						
		10	18	μA	+25°C		1				
		11	22	μA	+60°C	$V_{DD} = 3.3V^{(4)}$ Regulator Disabled					
		13	30	μA	+85°C						
		17	40	μA	+125°		Fosc = $32 \text{ kHz}^{(3)}$				
	PIC18FXXK80	55	150	μA	+25°C		(SEC_IDLE mode, SOSCSELx = 01)				
		55	150	μA	+60°C	) (= = = 0 0) (5)					
		55	150	μA	+85°C	$V_{DD} = 3.3 V^{(5)}$ Regulator Enabled					
		60	160	μA	+125°C						
		75	170	μA	+25°C						
	PIC18FXXK80	53	160	μA	-40°C						
		62	160	μA	+25°C	VDD = 5V(5)					
		70	160	μA	+60°C	Regulator Enabled					
		85	170	μA	+85°C						
		100	180	μA	+125°C						

Legend: Shading of rows is to assist in readability of the table.

**Note 1:** The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in a high-impedance state and tied to VDD or Vss, and all features that add delta current are disabled (such as WDT, SOSC oscillator, BOR, etc.).

2: The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD;

- MCLR = VDD; WDT enabled/disabled as specified.
- **3:** Standard, low-cost 32 kHz crystals have an operating temperature range of -10°C to +70°C. Extended temperature crystals are available at a much higher cost.
- 4: For LF devices, RETEN (CONFIG1L<0>) = 1.
- 5: For F devices, SRETEN (WDTCON<4>) = 1 and  $\overline{RETEN}$  (CONFIG1L<0>) = 0.

31.2

### DC Characteristics: Power-Down and Supply Current PIC18F66K80 Family (Industrial/Extended) (Continued)

PIC18F66K80 Family (Industrial/Extended)			$ \begin{array}{ll} \mbox{Standard Operating Conditions (unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for industrial} \\ -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for extended} \end{array} $									
Param No.	Device	Тур	Max	Units		Conditions	6					
	Module Differential Currents (AlwDT, AlBOR, AlHLVD, AlADC)											
D022	Watchdog Timer											
(∆IWDT)	PIC18LFXXK80	0.4	2	μA	-40°C to +125°C	V _{DD} = 1.8V Regulator Disabled						
	PIC18LFXXK80	0.6	3	μA	-40°C to +125°C	V _{DD} = 3.3V Regulator Disabled						
	PIC18FXXK80	0.6	3	μA	-40°C to +125°C	V _{DD} = 3.3V Regulator Enabled						
	PIC18FXXK80	0.8	4	μA	-40°C to +125°C	V _{DD} = 5.5V Regulator Enabled						
D022A	Brown-out Reset											
(∆IBOR)	PIC18LFXXK80	4.6	20	μA	-40°C to +125°C	V _{DD} = 1.8V Regulator Disabled						
	PIC18 <b>F</b> XXK80	4.6	20	μA	-40°C to +125°C	V _{DD} = 3.3V Regulator Enabled	High-Power BOR					
	PIC18 <b>F</b> XXK80	4.6	20	μA	-40°C to +125°C	V _{DD} = 5.5V Regulator Enabled						
D022B	High/Low-Voltage Detect											
AIHLVD	PIC18LFXXK80	3.8	10	μA	-40°C to +125°C	V _{DD} = 1.8V Regulator Disabled						
	PIC18LFXXK80	4.5	12	μA	-40°C to +125°C	V _{DD} = 3.3V Regulator Disabled						
	PIC18FXXK80	3.8	12	μA	-40°C to +125°C	V _{DD} = 3.3V Regulator Enabled						
	PIC18 <b>F</b> XXK80	4.9	13	μA	-40°C to +125°C	V _{DD} = 5.5V Regulator Enabled						
D026	A/D Converter											
	PIC18LFXXK80	0.4	1.5		-40°C to +125°C	V _{DD} = 1.8V Regulator Disabled						
	PIC18LFXXK80	0.5	2	μA	-40°C to +125°C	V _{DD} = 3.3V Regulator Disabled	A/D on not converting					
	PIC18 <b>F</b> XXK80	0.5	3	μA	-40°C to +125°C	V _{DD} = 3.3V Regulator Enabled	A/D on, not converting					
	PIC18FXXK80	1	3	μA	-40°C to +125°C	V _{DD} = 5.5V Regulator Enabled						

Legend: Shading of rows is to assist in readability of the table.

**Note 1:** The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in a high-impedance state and tied to VDD or VSS, and all features that add delta current are disabled (such as WDT, SOSC oscillator, BOR, etc.).

2: The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD;

MCLR = VDD; WDT enabled/disabled as specified.

- 3: Standard, low-cost 32 kHz crystals have an operating temperature range of -10°C to +70°C. Extended temperature crystals are available at a much higher cost.
- 4: For LF devices, RETEN (CONFIG1L<0>) = 1.

5: For F devices, SRETEN (WDTCON<4>) = 1 and RETEN (CONFIG1L<0>) = 0.

DC CHA	RACTE	RISTICS		erature -40°	$C \le TA \le$	Inless otherwise stated) ≤ +85°C for industrial ≤ +125°C for extended
Param No.	Symbol	Characteristic	Min	Max	Units	Conditions
	VIL	Input Low Voltage				
		All I/O Ports:				
D031		Schmitt Trigger Buffer	Vss	0.2 Vdd	-	$1.8V \leq V\text{DD} \leq 5.5V$
D031A		RC3 and RC4	Vss	0.3 Vdd	V	I ² C™ enabled
D031B			Vss	0.8	V	SMBus enabled
D032		MCLR	Vss	0.2 VDD	V	
D033		OSC1	Vss	0.2 VDD	V	LP, XT, HS modes
D033A		OSC1	Vss	0.2 VDD	V	EC modes
D034		SOSCI	Vss	0.3 Vdd	V	
	VIH	Input High Voltage				
		All I/O Ports:				
D041		Schmitt Trigger Buffer	0.8	Vdd	V	$1.8V \leq V\text{DD} \leq 5.5V$
D041A		RC3 and RC4	0.7 Vdd	Vdd	V	I ² C enabled
D041B			2.1	Vdd	V	SMBus enabled
D042		MCLR	0.8 Vdd	Vdd	V	
D043		OSC1	0.9 Vdd	Vdd	V	RC mode
D043A		OSC1	0.7 Vdd	Vdd	V	HS mode
D044		SOSCI	0.7 Vdd	Vdd	V	
	lı∟	Input Leakage Current ⁽¹⁾				
D060		I/O Ports	±50	±500	nA	$Vss \le VPIN \le VDD,$ Pin at high-impedance
D061		MCLR	_	±500	nA	$Vss \leq V PIN \leq V DD$
D063		OSC1	—	1	μA	$Vss \leq V PIN \leq V DD$
	IPU	Weak Pull-up Current				
D070		Weak Pull-up Current	50	400	μA	VDD = 5.5V, VPIN = VSS
	Vol	Output Low Voltage				
D080		I/O Ports:				
		PORTA, PORTB, PORTC	_	0.6	V	IoL = 8.5 mA, VDD = 5.5V, -40°C to +125°C
		PORTD, PORTE, PORTF, PORTG	-	0.6	V	Io∟ = 3.5 mA, VDD = 5.5V, -40°C to +125°C
D083		OSC2/CLKO (EC modes)	—	0.6	V	Io∟ = 1.6 mA, VDD = 5.5V, -40°C to +125°C

# 31.3 DC Characteristics: PIC18F66K80 Family (Industrial)

**Note 1:** Negative current is defined as current sourced by the pin.

31.3	DC Characteristics:	PIC18F66K80 Famil	y (Industrial) (Continued)
------	---------------------	-------------------	----------------------------

			$\begin{array}{l} \mbox{Standard Operating Conditions (unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for extended} \end{array}$					
Param No.	Symbol	Characteristic	Min Max Units Conditions					
	Vон	Output High Voltage ⁽¹⁾						
D090		I/O Ports:			V			
		PORTA, PORTB, PORTC	Vdd - 0.7	—	V	IOH = -3 mA, VDD = 5.5V, -40°С to +125°С		
		PORTD, PORTE, PORTF, PORTG	VDD - 0.7	—	V	lон = -2 mA, VDD = 5.5V, -40°С to +125°С		
D092		OSC2/CLKO (INTOSC, EC modes)	Vdd - 0.7	—	V	IOH = -1 mA, VDD = 5.5V, -40°C to +125°C		
		Capacitive Loading Specs on Output Pins						
D100 ⁽⁴⁾	COSC2	OSC2 Pin	—	20	pF	In HS mode when external clock is used to drive OSC1		
D101	Сю	All I/O Pins and OSC2	_	50	pF	To meet the AC Timing Specifications		
D102	Св	SCL, SDA	—	400	pF	I ² C [™] Specification		

**Note 1:** Negative current is defined as current sourced by the pin.

# 31.4 DC Characteristics: PIC18F66K80 Family (Industrial)

DC CHARACTERISTICS			$\begin{array}{ll} \mbox{Standard Operating Conditions: 1.8V to 5.5V} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$				
Param No.	Symbol	Characteristic	Min	Тур	Max	Units	Conditions
D160a	licl	Input Low Injection Current	0	_	₋₅ (1)	mA	All pins except VDD, VSS, AVDD, AVSS, MCLR, VCAP, SOSCI, SOSCO
D160b	ІІСН	Input High Injection Current	0	—	+5 ⁽¹⁾	mA	All pins except VDD, Vss, AVDD, AVss, MCLR, Vcap, SOSCI, SOSCO
D160c	∑lict	Total Input Injection Current (sum of all I/O and control pins)	-20 ^(1,2)	_	+20 ^(1,2)	mA	Absolute instantaneous sum of all input injection currents from all I/O pins $(  IICL +   IICH   ) \leq \Sigma IICT$

**Note 1:** Injection currents > | 0 | can affect the A/D results.

2: Any number and/or combination of I/O pins not excluded under IICL or IICH conditions are permitted.

# 31.5 DC Characteristics: CTMU Current Source Specifications

DC CH	ARACT	ERISTICS	$\begin{array}{llllllllllllllllllllllllllllllllllll$						
Param No.	Sym	Characteristic	Min	Typ ⁽¹⁾	Max	Units	Conditions		
	IOUT1	CTMU Current Source, Base Range		550		nA	CTMUICON<1:0> = 01		
	IOUT2	CTMU Current Source, 10x Range	—	5.5	_	μA	CTMUICON<1:0> = 10		
	IOUT3	CTMU Current Source, 100x Range	—	55	_	μA	CTMUICON<1:0> = 11		

**Note 1:** Nominal value at center point of current trim range (CTMUICON<7:2> = 000000).

DC CHA	DC CHARACTERISTICS			$\begin{array}{l} \mbox{Standard Operating Conditions} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$					
Param No.	Sym Characteristic		Min	Typ†	Max	Units	Conditions		
		Internal Program Memory Programming Specifications ⁽¹⁾							
D110	Vpp	Voltage on MCLR/VPP/RE5 pin	VDD + 1.5	—	10	V	(Note 3, Note 4)		
D113	IDDP	Supply Current during Programming	—	—	10	mA			
		Data EEPROM Memory					(Note 2)		
D120	ED	Byte Endurance	100K	1000K	_	E/W	-40°C to +125°C		
D121	Vdrw	VDD for Read/Write	1.8	—	5.5	V	Using EECON to read/write PIC18FXXKXX devices		
			1.8	—	3.6	V	Using EECON to read/write PIC18LFXXKXX devices		
D122	Tdew	Erase/Write Cycle Time	_	4	_	ms			
D123	TRETD	Characteristic Retention	20	—	—	Year	Provided no other specifications are violated		
D124	TREF	Number of Total Erase/Write Cycles before Refresh ⁽²⁾	1M	10M	—	E/W	-40°C to +125°C		
		Program Flash Memory							
D130	Eр	Cell Endurance	1K	10K	_	E/W	-40°C to +125°C		
D131	Vpr	VDD for Read	1.8	—	5.5	V	PIC18FXXKXX devices		
			1.8	—	3.6	V	PIC18LFXXKXX devices		
D132B	Vpew	Voltage for Self-Timed Erase or Write Operations							
		VDD	1.8	—	5.5	V	PIC18FXXKXX devices		
D133A	Tiw	Self-Timed Write Cycle Time	—	2	—	ms			
D134	TRETD	Characteristic Retention	20	—	—	Year	Provided no other specifications are violated		
D135	IDDP	Supply Current during Programming	—	—	10	mA			
D140	TWE	Writes per Erase Cycle	—	—	1		For each physical address		

#### TABLE 31-1: MEMORY PROGRAMMING REQUIREMENTS

only and are not tested.Note 1: These specifications are for programming the on-chip program memory through the use of table write

instructions.2: Refer to Section 8.8 "Using the Data EEPROM" for a more detailed discussion on data EEPROM

endurance.

**3:** Required only if Single-Supply Programming is disabled.

4: The MPLAB[®] ICD 2 does not support variable VPP output. Circuitry to limit the ICD2 VPP voltage must be placed between the ICD 2 and target system when programming or debugging with the ICD2.

#### TABLE 31-2: COMPARATOR SPECIFICATIONS

Operating	Dperating Conditions: $1.8V \le VDD \le 5.5V$ , $-40^{\circ}C \le TA \le +125^{\circ}C$									
Param No.	Sym	Characteristics	Min	Тур	Мах	Units	Comments			
D300	VIOFF	Input Offset Voltage	—	±5.0	40	mV				
D301	VICM	Input Common Mode Voltage	_		AVdd	V				
D302	CMRR	Common Mode Rejection Ratio	55		_	dB				
D303	TRESP	Response Time ⁽¹⁾	—	150	400	ns				
D304	Тмс2оv	Comparator Mode Change to Output Valid*	—	—	10	μS				

**Note 1:** Response time is measured with one comparator input at (AVDD – 1.5)/2, while the other input transitions from Vss to VDD.

#### TABLE 31-3: VOLTAGE REFERENCE SPECIFICATIONS

<b>Operating Conditions:</b> $1.8V \le VDD \le 5.5V$ , $-40^{\circ}C \le TA \le +125^{\circ}C$								
Param No.	Sym	Characteristics	Min	Тур	Max	Units	Comments	
D310	VRES	Resolution	VDD/24	_	VDD/32	LSb		
D311	VRAA	Absolute Accuracy	—	_	1/2	LSb		
D312	VRur	Unit Resistor Value (R)	—	2k	—	Ω		
D313	TSET	Settling Time ⁽¹⁾	_	_	10	μS		

**Note 1:** Settling time measured while CVRR = 1 and CVR<3:0> transitions from '0000' to '1111'.

## TABLE 31-4: INTERNAL VOLTAGE REGULATOR SPECIFICATIONS

Operatir	<b>Operating Conditions:</b> $-40^{\circ}C \le TA \le +125^{\circ}C$								
Param No.	Sym	Characteristics	Min	Тур	Max	Units	Comments		
	Vrgout	Regulator Output Voltage	—	3.3	_	V			
	CEFC	External Filter Capacitor Value	4.7	10	_	μF	Capacitor must be low-ESR, a low series resistance (< $5\Omega$ )		

# 31.6 AC (Timing) Characteristics

### 31.6.1 TIMING PARAMETER SYMBOLOGY

The timing parameter symbols have been created following one of the following formats:

1. TppS2ppS	8	3. TCC:ST	(I ² C specifications only)
2. TppS		4. Ts	(I ² C specifications only)
Т			
F	Frequency	Т	Time
Lowercase l	etters (pp) and their meanings:		
рр			
сс	CCP1	osc	OSC1
ck	CLKO	rd	RD
CS	CS	rw	RD or WR
di	SDI	sc	SCK
do	SDO	SS	SS
dt	Data in	tO	TOCKI
io	I/O port	t1	T1CKI
mc	MCLR	wr	WR
Uppercase I	etters and their meanings:		
S			
F	Fall	Р	Period
н	High	R	Rise
1	Invalid (High-impedance)	V	Valid
L	Low	Z	High-impedance
I ² C only			
AA	output access	High	High
BUF	Bus free	Low	Low
TCC:ST (I ² C :	specifications only)		
CC			
HD	Hold	SU	Setup
ST			
DAT	DATA input hold	STO	Stop condition
STA	Start condition		

### 31.6.2 TIMING CONDITIONS

The temperature and voltages specified in Table 31-5 apply to all timing specifications unless otherwise noted. Figure 31-3 specifies the load conditions for the timing specifications.

#### TABLE 31-5: TEMPERATURE AND VOLTAGE SPECIFICATIONS – AC

	Standard Operating Conditions (unless otherwise stated)					
AC CHARACTERISTICS	Operating temperature	$-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial				
AC CHARACTERISTICS		$-40^{\circ}C \le TA \le +125^{\circ}C$ for extended				
	Operating voltage VDD ra	nge as described in Section 31.1 and Section 31.3.				

#### FIGURE 31-3: LOAD CONDITIONS FOR DEVICE TIMING SPECIFICATIONS



### 31.6.3 TIMING DIAGRAMS AND SPECIFICATIONS

## FIGURE 31-4: EXTERNAL CLOCK TIMING



#### TABLE 31-6: EXTERNAL CLOCK TIMING REQUIREMENTS

Param. No.	Symbol	Characteristic	Min	Мах	Units	Conditions
1A	Fosc	External CLKIN Frequency ⁽¹⁾	DC	64	MHz	EC, ECIO Oscillator mode
		Oscillator Frequency ⁽¹⁾	DC	4	MHz	RC Oscillator mode
			0.1	4	MHz	XT Oscillator mode
			4	16	MHz	HS Oscillator mode
			4	16	MHz	HS + PLL Oscillator mode
			5	33	kHz	LP Oscillator mode
1	Tosc	External CLKIN Period ⁽¹⁾	15.6	_	ns	EC, ECIO Oscillator mode
		Oscillator Period ⁽¹⁾	250	—	ns	RC Oscillator mode
			250	10,000	ns	XT Oscillator mode
			40 62.5	250 250	ns ns	HS Oscillator mode HS + PLL Oscillator mode
			5	200	μs	LP Oscillator mode
2	Тсү	Instruction Cycle Time ⁽¹⁾	62.5	_	ns	Tcy = 4/Fosc
3	TosL,	External Clock in (OSC1)	30	_	ns	XT Oscillator mode
	TosH	High or Low Time	2.5	_	μs	LP Oscillator mode
			10	_	ns	HS Oscillator mode
4	TosR,	External Clock in (OSC1)	_	20	ns	XT Oscillator mode
	TosF	Rise or Fall Time	—	50	ns	LP Oscillator mode
			—	7.5	ns	HS Oscillator mode

**Note 1:** Instruction cycle period (Tcr) equals four times the input oscillator time base period for all configurations except PLL. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "min." values with an external clock applied to the OSC1/CLKIN pin. When an external clock input is used, the "max." cycle time limit is "DC" (no clock) for all devices.

Param No.	Sym	Characteristic	Min	Тур	Max	Units	Conditions
F10	Fosc	Oscillator Frequency Range	4		5	MHz	VDD = 1.8-5.5V
			4	—	16	MHz	VDD = 3.0-5.5V, -40°C to +125°C
F11	Fsys	On-Chip VCO System Frequency	16	—	20	MHz	VDD = 1.8-5.5V
			16	_	64	MHz	VDD = 3.0-5.5V, -40°C to +125°C
F12	t _{rc}	PLL Start-up Time (Lock Time)	_	—	2	ms	
F13	$\Delta \text{CLK}$	CLKOUT Stability (Jitter)	-2	—	+2	%	

TABLE 31-7: PLL CLOCK TIMING SPECIFICATIONS (VDD = 1.8V TO 5.5V)

#### TABLE 31-8: INTERNAL RC ACCURACY (INTOSC)

PIC18F66K80 FamilyStandard Operating Conditions (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +125^{\circ}C$					ated)			
Param No.		Min	Тур	Max	Units	Conditions		
OA1	HFINTOSC/MFINTOSC Accura	SC/MFINTOSC Accuracy @ Freq = 16 MHz, 8 MHz, 4 MHz, 2 MHz, 1 MHz, 500 kHz, 250 kHz ⁽¹⁾						
		-2	_	+2	%	+25°C	VDD = 3-5.5V	
		-5	_	+5	%	-40°C to +85°C	VDD = 1.8-5.5V	
		-10	_	+10	%	-40°C to +125°C	VDD = 1.8-5.5V	
OA2	LFINTOSC Accuracy @ Freq	= 31 kHz			•	•	•	
		-15		+15	%	-40°C to +125°C	VDD = 1.8-5.5V	

Note 1: Frequency is calibrated at +25°C. OSCTUNE register can be used to compensate for temperature drift.



TABLE 31-9:	CLKO AND I/O TIMING REQUIREMENTS

Param No.	Symbol	Characteristic	Min	Тур	Max	Units	Conditions
10	TosH2cĸL	OSC1 $\uparrow$ to CLKO $\downarrow$	—	75	200	ns	(Note 1)
11	TosH2ckH	OSC1 ↑ to CLKO ↑	—	75	200	ns	(Note 1)
12	TCKR	CLKO Rise Time	—	15	30	ns	(Note 1)
13	ТскF	CLKO Fall Time	—	15	30	ns	(Note 1)
14	TCKL2IOV	CLKO $\downarrow$ to Port Out Valid	—		0.5 Tcy + 20	ns	
15	ТюV2скН	Port In Valid before CLKO ↑	0.25 Tcy + 25	_	—	ns	
16	TckH2iol	Port In Hold after CLKO ↑	0		—	ns	
17	TosH2IoV	OSC1 ↑ (Q1 cycle) to Port Out Valid	_	50	150	ns	
18	TosH2ıol	OSC1 [↑] (Q2 cycle) to Port Input Invalid (I/O in hold time)	100	_	—	ns	
19	TioV2osH	Port Input Valid to OSC1 ↑ (I/O in setup time)	0	—	_	ns	
20	TIOR	Port Output Rise Time	—	10	25	ns	
21	TIOF	Port Output Fall Time		10	25	ns	
22†	Tinp	INTx pin High or Low Time	20	_	—	ns	
23 <mark>†</mark>	Trbp	RB<7:4> Change INTx High or Low Time	Тсү		—	ns	

† These parameters are asynchronous events not related to any internal clock edges.

**Note 1:** Measurements are taken in EC mode, where CLKO output is 4 x Tosc.

Param. No	Symbol	Characteristics Min		Тур	Max	Units
150	TadV2alL	Address Out Valid to ALE ↓ (address setup time)	0.25 Tcy – 10	_	—	ns
151	TalL2adl	ALE $\downarrow$ to Address Out Invalid (address hold time)	5	—	—	ns
155	TalL2oeL	ALE $\downarrow$ to $\overline{OE} \downarrow$	10	0.125 Tcy	—	ns
160	TadZ2oeL	AD High-Z to $\overline{OE} \downarrow$ (bus release to $\overline{OE}$ )	0	_	—	ns
161	ToeH2adD	OE ↑ to AD Driven	0.125 Tcy – 5	_	—	ns
162	TadV2oeH	LS Data Valid before $\overline{OE} \uparrow$ (data setup time)	20	_	—	ns
163	ToeH2adl	OE ↑ to Data In Invalid (data hold time)	0	_	—	ns
164	TalH2alL	ALE Pulse Width	—	0.25 TCY	—	ns
165	ToeL2oeH	OE Pulse Width	0.5 Tcy – 5	0.5 TCY	—	ns
166	TalH2alH	ALE $\uparrow$ to ALE $\uparrow$ (cycle time)	—	Тсү	—	ns
167	Tacc	Address Valid to Data Valid	0.75 Tcy – 25	_	—	ns
168	Тое	$\overline{OE}\downarrow$ to Data Valid		_	0.5 TCY – 25	ns
169	TalL2oeH	ALE $\downarrow$ to $\overline{OE}$ $\uparrow$	0.625 Tcy – 10	_	0.625 Tcy + 10	ns
171	TalH2csL	Chip Enable Active to ALE $\downarrow$	0.25 Tcy – 20		—	ns
171A	TubL2oeH	AD Valid to Chip Enable Active		_	10	ns

TABLE 31-10:	CLKO AND I/O TIMING REQUIREMENTS
--------------	----------------------------------

# FIGURE 31-6: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER AND POWER-UP TIMER TIMING



© 2010-2012 Microchip Technology Inc.

### FIGURE 31-7: BROWN-OUT RESET TIMING



# TABLE 31-11:RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER, POWER-UP TIMER<br/>AND BROWN-OUT RESET REQUIREMENTS

Param. No.	Symbol	Characteristic	Min	Тур	Мах	Units	Conditions
30	TmcL	MCLR Pulse Width (low)	2			μS	
31	Twdt	Watchdog Timer Time-out Period (no postscaler)	—	4	—	ms	
32	Tost	Oscillation Start-up Timer Period	1024 Tosc	_	1024 Tosc	_	Tosc = OSC1 period
33	TPWRT	Power-up Timer Period	_	1	—	ms	
34	Tioz	I/O High-Impedance from MCLR Low or Watchdog Timer Reset	—	2	—	μS	
35	TBOR	Brown-out Reset Pulse Width	200		_	μS	$VDD \le BVDD$ (see D005)
36	TIVRST	Time for Internal Reference Voltage to become Stable	_	25	—	μS	
37	Thlvd	High/Low-Voltage Detect Pulse Width	200		_	μS	$V D D \leq V H L V D$
38	TCSD	CPU Start-up Time	5	_	10	μS	
39	TIOBST	Time for INTOSC to Stabilize	_	1	—	μS	





#### TABLE 31-12: HIGH/LOW-VOLTAGE DETECT CHARACTERISTICS

	Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le Ta \le +85^{\circ}C$ for industrial $-40^{\circ}C \le Ta \le +125^{\circ}C$ for extended										
Param No.	Sym	Charact	eristic	Min	Тур	Max	Units	Conditions			
D420		HLVD Voltage on VDD		1.80	1.85	1.90	V				
	Transition High-to-Lo	Transition High-to-Low	HLVDL<3:0> = 0001	2.03	2.08	2.13	V				
			HLVDL<3:0> = 0010	2.24	2.29	2.35	V				
			HLVDL<3:0> = 0011	2.40	2.46	2.53	V				
			HLVDL<3:0> = 0100	2.50	2.56	2.62	V				
			HLVDL<3:0> = 0101	2.70	2.77	2.84	V				
			HLVDL<3:0> = 0110	2.82	2.89	2.97	V				
			HLVDL<3:0> = 0111	2.95	3.02	3.10	V				
			HLVDL<3:0> = 1000	3.24	3.32	3.41	V				
			HLVDL<3:0> = 1001	3.42	3.50	3.59	V				
			HLVDL<3:0> = 1010	3.61	3.70	3.79	V				
			HLVDL<3:0> = 1011	3.82	3.91	4.10	V				
			HLVDL<3:0> = 1100	4.06	4.16	4.26	V				
			HLVDL<3:0> = 1101	4.33	4.44	4.55	V				
			HLVDL<3:0> = 1110	4.64	4.75	4.87	V				

### FIGURE 31-9: TIMER0 AND TIMER1 EXTERNAL CLOCK TIMINGS



Param No.	Symbol		Characteristic		Min	Max	Units	Conditions
40	T⊤0H	T0CKI High P	ulse Width	No prescaler	0.5 Tcy + 20	_	ns	
				With prescaler	10	_	ns	
41	T⊤0L	T0CKI Low P	ulse Width	No prescaler	0.5 Tcy + 20	—	ns	
				With prescaler	10	_	ns	
42	T⊤0P	T0CKI Period		No prescaler	Tcy + 10	_	ns	
				With prescaler	Greater of: 20 ns or (Tcy + 40)/N	_	ns	N = prescale value (1, 2, 4,, 256)
45	T⊤1H	H T1CKI High Time	Synchronous, no prescaler		0.5 Tcy + 20	—	ns	
			Synchronous, with prescaler		10	_	ns	
			Asynchronous		30	_	ns	
46	T⊤1L	T1CKI Low Time	Synchronous, no prescaler Synchronous, with prescaler		0.5 Tcy + 5	_	ns	
					10	_	ns	
			Asynchronous		30	_	ns	
47	T⊤1P	T1CKI Input Period	Synchronous		Greater of: 20 ns or (Tcy + 40)/N	_	ns	N = prescale value (1, 2, 4, 8)
			Asynchronous		60	—	ns	
	F⊤1	T1CKI Oscilla	tor Input Frequency Range		DC	50	kHz	
48	TCKE2TMRI	Delay from Ex Timer Increm	kternal T1CKI Clo ent	ock Edge to	2 Tosc	7 Tosc	—	

#### FIGURE 31-10: CAPTURE/COMPARE/PWM TIMINGS (ECCP1, ECCP2 MODULES)



TABLE 31-14: CAPTURE/COMPARE/PWM REQUIREMENTS (ECCP1, ECCP2 MODULES)

Param No.	Symbol	с	haracteristic	Min	Max	Units	Conditions
50	TccL	CCPx Input Low	No prescaler	0.5 Tcy + 20		ns	
		Time	With prescaler	10	_	ns	
51	ТссН	CCPx Input	No prescaler	0.5 TCY + 20	_	ns	
		High Time	With prescaler	10	_	ns	
52	TCCP	CCPx Input Perio	CCPx Input Period		_	ns	N = prescale value (1, 4 or 16)
53	TccR	CCPx Output Fal	CCPx Output Fall Time		25	ns	
54	TccF	CCPx Output Fal	II Time	—	25	ns	



TABLE	31-15:	EX/	MPLE SPI MODE REQUIREMENTS	(MAS	TER MODE, C	KE = (	נ)

Param No.	Symbol	Characteristic	Min	Max	Units	Conditions
73	TDIV2scH, TDIV2scL	Setup Time of SDI Data Input to SCK Edge	20	—	ns	
73A	Тв2в	Last Clock Edge of Byte 1 to the 1st Clock Edge of Byte 2	1.5 Tcy + 40	—	ns	
74	TscH2DIL, TscL2DIL	Hold Time of SDI Data Input to SCK Edge	40		ns	
75	TDOR	SDO Data Output Rise Time	—	25	ns	
76	TDOF	SDO Data Output Fall Time	—	25	ns	
78	TscR	SCK Output Rise Time (Master mode)	—	25	ns	
79	TscF	SCK Output Fall Time (Master mode)	—	25	ns	
80	TscH2doV, TscL2doV	SDO Data Output Valid after SCK Edge		50	ns	



Param. No.	Symbol	Characteristic	Min	Max	Units	Conditions
73	TDIV2scH, TDIV2scL	Setup Time of SDI Data Input to SCK Edge	20		ns	

#### TABLE 31-16: EXAMPLE SPI MODE REQUIREMENTS (MASTER MODE, CKE = 1)

73	TDIV2scH, TDIV2scL	Setup Time of SDI Data Input to SCK Edge	20	—	ns	
73A	Тв2в	Last Clock Edge of Byte 1 to the 1st Clock Edge of Byte 2	1.5 Tcy + 40	_	ns	
74	TscH2diL, TscL2diL	Hold Time of SDI Data Input to SCK Edge	40	_	ns	
75	TDOR	SDO Data Output Rise Time	—	25	ns	
76	TDOF	SDO Data Output Fall Time	—	25	ns	
78	TscR	SCK Output Rise Time (Master mode)	—	25	ns	
79	TscF	SCK Output Fall Time (Master mode)	—	25	ns	
80	TscH2doV, TscL2doV	SDO Data Output Valid after SCK Edge	—	50	ns	
81	TDOV2scH, TDOV2scL	SDO Data Output Setup to SCK Edge	Тсү	_	ns	



Param No.	Symbol	Characteristic	Characteristic		Max	Units	Conditions
70	TssL2scH, TssL2scL	$\overline{\mathrm{SS}}\downarrow$ to SCK $\downarrow$ or SCK $\uparrow$ Input		3 Тсү		ns	
70A	TssL2WB	SS to write to SSPBUF		3 Tcy		ns	
71	TscH	SCK Input High Time	Continuous	1.25 Tcy + 30		ns	
71A		(Slave mode)	Single Byte	40		ns	(Note 1)
72	TscL	SCK Input Low Time	Continuous	1.25 Tcy + 30		ns	
72A		(Slave mode)	Single Byte	40		ns	(Note 1)
73	TDIV2scH, TDIV2scL	Setup Time of SDI Data Input to SCK Edge		20		ns	
73A	Тв2в	Last Clock Edge of Byte 1 to the First Clo	ock Edge of Byte 2	1.5 Tcy + 40		ns	(Note 2)
74	TscH2diL, TscL2diL	Hold Time of SDI Data Input to SCK E	dge	40	_	ns	
75	TDOR	SDO Data Output Rise Time			25	ns	
76	TDOF	SDO Data Output Fall Time		—	25	ns	
77	TssH2doZ	SS ↑ to SDO Output High-impedance		10	50	ns	
78	TscR	SCK Output Rise Time (Master mode)			25	ns	
79	TscF	SCK Output Fall Time (Master mode)			25	ns	
80	TscH2doV, TscL2doV	SDO Data Output Valid after SCK Edg			50	ns	
83	TscH2ssH, TscL2ssH	SS ↑ after SCK Edge		1.5 TCY + 40	_	ns	

# TABLE 31-17: EXAMPLE SPI MODE REQUIREMENTS (SLAVE MODE TIMING, CKE = 0)

**Note 1:** Requires the use of Parameter 73A.

**2:** Only if Parameter **71A** and **72A** are used.



Param No.	Symbol	Characteristic		Min	Max	Units	Conditions
70	TssL2scH, TssL2scL	$\overline{\text{SS}} \downarrow$ to SCK $\downarrow$ or SCK $\uparrow$ Input		3 Тсү		ns	
70A	TssL2WB	SS to write to SSPBUF		3 TCY	_	ns	
71	TscH	SCK Input High Time	Continuous	1.25 Tcy + 30		ns	
71A		(Slave mode)	Single Byte	40	—	ns	(Note 1)
72	TscL	SCK Input Low Time	Continuous	1.25 Tcy + 30	_	ns	
72A		(Slave mode)	Single Byte	40		ns	(Note 1)
73A	Тв2в	Last Clock Edge of Byte 1 to the First	1.5 Tcy + 40	—	ns	(Note 2)	
74	TscH2DIL, TscL2DIL	Hold Time of SDI Data Input to SCK	40	—	ns		
75	TDOR	SDO Data Output Rise Time		—	25	ns	
76	TDOF	SDO Data Output Fall Time		—	25	ns	
77	TssH2doZ	SS ↑ to SDO Output High-Impedanc	e	10	50	ns	
78	TscR	SCK Output Rise Time (Master mod	e)		25	ns	
79	TscF	SCK Output Fall Time (Master mode	e)		25	ns	
80	TscH2doV, TscL2doV	SDO Data Output Valid after SCK Edge		—	50	ns	
82	TssL2DoV	SDO Data Output Valid after $\overline{\text{SS}} \downarrow \text{Edge}$		_	50	ns	
83	TscH2ssH, TscL2ssH	SS ↑ after SCK Edge		1.5 Tcy + 40		ns	

**Note 1:** Requires the use of Parameter 73A.

2: Only if Parameter 71A and 72A are used.





TABLE 31-19: I ² C [™] BUS START/STOP BITS REQUIREMENTS (SLAVE MODE)
------------------------------------------------------------------------------------------

Param. No.	Symbol	Characte	ristic	Min	Мах	Units	Conditions
90	TSU:STA	Start Condition	100 kHz mode	4700		ns	Only relevant for Repeated
		Setup Time	400 kHz mode	600	—		Start condition
91	THD:STA	Start Condition	100 kHz mode	4000	—	ns	After this period, the first
		Hold Time	400 kHz mode	600	_		clock pulse is generated
92	Tsu:sto	Stop Condition	100 kHz mode	4700	_	ns	
		Setup Time	400 kHz mode	600	_		
93	THD:STO	Stop Condition	100 kHz mode	4000	_	ns	
		Hold Time	400 kHz mode	600			





Param. No.	Symbol	Characteris	tic	Min	Max	Units	Conditions
100	Тнідн	Clock High Time	100 kHz mode	4.0	—	μS	
			400 kHz mode	0.6		μS	
			MSSP module	1.5 TCY			
101	TLOW	Clock Low Time	100 kHz mode	4.7		μS	
			400 kHz mode	1.3		μS	
			MSSP module	1.5 TCY	—		
102	TR	SDA and SCL Rise Time	100 kHz mode	—	1000	ns	
			400 kHz mode	20 + 0.1 Св	300	ns	CB is specified to be from 10 to 400 pF
103	TF	SDA and SCL Fall Time	100 kHz mode		300	ns	
			400 kHz mode	20 + 0.1 Св	300	ns	CB is specified to be from 10 to 400 pF
90	TSU:STA	Start Condition Setup Time	100 kHz mode	4.7		μS	Only relevant for Repeated
			400 kHz mode	0.6		μS	Start condition
91	THD:STA	Start Condition Hold Time	100 kHz mode	4.0	—	μS	After this period, the first clock
			400 kHz mode	0.6	_	μS	pulse is generated
106	THD:DAT	Data Input Hold Time	100 kHz mode	0	_	ns	
			400 kHz mode	0	0.9	μS	
107	TSU:DAT	Data Input Setup Time	100 kHz mode	250		ns	(Note 2)
			400 kHz mode	100		ns	
92	Tsu:sto	Stop Condition Setup Time	100 kHz mode	4.7		μS	
			400 kHz mode	0.6		μS	
109	ΤΑΑ	Output Valid from Clock	100 kHz mode	—	3500	ns	(Note 1)
			400 kHz mode	—		ns	
110	TBUF	Bus Free Time	100 kHz mode	4.7	-	μS	Time the bus must be free before
			400 kHz mode	1.3	—	μS	a new transmission can start
D102	Св	Bus Capacitive Loading		—	400	pF	

#### TABLE 31-20: I²C[™] BUS DATA REQUIREMENTS (SLAVE MODE)

Note 1: As a transmitter, the device must provide this internal minimum delay time to bridge the undefined region (min. 300 ns) of the falling edge of SCL to avoid unintended generation of Start or Stop conditions.

2: A Fast mode I²C[™] bus device can be used in a Standard mode I²C bus system, but the requirement, TSU:DAT ≥ 250 ns, must then be met. This will automatically be the case if the device does not stretch the LOW period of the SCL signal. If such a device does stretch the LOW period of the SCL signal, it must output the next data bit to the SDA line, TR max. + TSU:DAT = 1000 + 250 = 1250 ns (according to the Standard mode I²C bus specification), before the SCL line is released.





Param. No.	Symbol	Characteristic		Min	Max	Units	Conditions
90	Tsu:sta	Start Condition	100 kHz mode	2(Tosc)(BRG + 1)		ns	Only relevant for Repeated Start condition
		Setup Time	400 kHz mode	2(Tosc)(BRG + 1)	_		
			1 MHz mode ⁽¹⁾	2(Tosc)(BRG + 1)	_		
91	Thd:sta	Start Condition	100 kHz mode	2(Tosc)(BRG + 1)	_		After this period, the first clock pulse is generated
		Hold Time	400 kHz mode	2(Tosc)(BRG + 1)	_		
			1 MHz mode ⁽¹⁾	2(Tosc)(BRG + 1)	_		
92	Tsu:sto	Stop Condition	100 kHz mode	2(Tosc)(BRG + 1)	_	ns	
		Setup Time	400 kHz mode	2(Tosc)(BRG + 1)	_		
			1 MHz mode ⁽¹⁾	2(Tosc)(BRG + 1)	_		
93	Thd:sto	Stop Condition	100 kHz mode	2(Tosc)(BRG + 1)	_	ns	
		Hold Time	400 kHz mode	2(Tosc)(BRG + 1)	_		
			1 MHz mode ⁽¹⁾	2(Tosc)(BRG + 1)			

**Note 1:** Maximum pin capacitance = 10 pF for all  $I^2C^{TM}$  pins.




Param. No.	Symbol	Charac	teristic	Min	Max	Units	Conditions	
100	Тнідн	Clock High	100 kHz mode	2(Tosc)(BRG + 1)		_		
		Time	400 kHz mode	2(Tosc)(BRG + 1)		—		
			1 MHz mode ⁽¹⁾	2(Tosc)(BRG + 1)				
101	TLOW	Clock Low Time	100 kHz mode	2(Tosc)(BRG + 1)				
			400 kHz mode	2(Tosc)(BRG + 1)		_		
			1 MHz mode ⁽¹⁾	2(Tosc)(BRG + 1)		—		
102	Tr	SDA and SCL	100 kHz mode	—	1000	ns	CB is specified to be from	
		Rise Time	400 kHz mode	20 + 0.1 Св	300	ns	10 to 400 pF	
			1 MHz mode ⁽¹⁾	_	300	ns		
103	TF	SDA and SCL	100 kHz mode	—	300	ns	CB is specified to be from	
		Fall Time	400 kHz mode	20 + 0.1 Св	300	ns	10 to 400 pF	
			1 MHz mode ⁽¹⁾	_	100	ns		
90	TSU:STA	Start Condition	100 kHz mode	2(Tosc)(BRG + 1)			Only relevant for Repeated	
		Setup Time	400 kHz mode	2(Tosc)(BRG + 1)			Start condition	
			1 MHz mode ⁽¹⁾	2(Tosc)(BRG + 1)				
91	THD:STA	Start Condition Hold Time	100 kHz mode	2(Tosc)(BRG + 1)			After this period, the first	
			400 kHz mode	2(Tosc)(BRG + 1)			clock pulse is generated	
			1 MHz mode ⁽¹⁾	2(Tosc)(BRG + 1)		—		
106	THD:DAT	Data Input	100 kHz mode	0				
		Hold Time	400 kHz mode	0	0.9	μS		
			1 MHz mode ⁽¹⁾	_	μS	ns		
107	TSU:DAT	Data Input	100 kHz mode	250		ns	(Note 2)	
		Setup Time	400 kHz mode	100		ns		
			1 MHz mode ⁽¹⁾	_		ns		
92	Tsu:sto	Stop Condition	100 kHz mode	2(Tosc)(BRG + 1)				
		Setup Time	400 kHz mode	2(Tosc)(BRG + 1)		—		
			1 MHz mode ⁽¹⁾	2(Tosc)(BRG + 1)				
109	ΤΑΑ	Output Valid	100 kHz mode	—	3500	ns		
		from Clock	400 kHz mode	_	1000	ns		
			1 MHz mode ⁽¹⁾	_		ns		
110	TBUF	Bus Free Time	100 kHz mode	4.7	_	μS	Time the bus must be free	
			400 kHz mode	1.3		μS	before a new transmission	
			1 MHz mode ⁽¹⁾	—	—	μS	can start	
D102	Св	Bus Capacitive L	oading	_	400	pF		

TABLE 31-22:	MSSP I ² C [™] BUS DATA REQUIREMENTS
--------------	----------------------------------------------------------

**Note 1:** Maximum pin capacitance = 10 pF for all  $I^2C^{TM}$  pins.

2: A Fast mode I²C bus device can be used in a Standard mode I²C bus system, but Parameter #107 ≥ 250 ns must then be met. This will automatically be the case if the device does not stretch the LOW period of the SCL signal. If such a device does stretch the LOW period of the SCL signal, it must output the next data bit to the SDA line, Parameter #102 + Parameter #107 = 1000 + 250 = 1250 ns (for 100 kHz mode), before the SCL line is released.



### TABLE 31-23: EUSART/AUSART SYNCHRONOUS TRANSMISSION REQUIREMENTS

Param No.	Symbol	Characteristic		Мах	Units	Conditions
120	TCKH2DTV	<u>SYNC XMIT (MASTER and SLAVE)</u> Clock High to Data Out Valid	_	40	ns	
121	TCKRF	Clock Out Rise Time and Fall Time (Master mode)	—	20	ns	
122	TDTRF	Data Out Rise Time and Fall Time	_	20	ns	

### FIGURE 31-20: EUSART/AUSART SYNCHRONOUS RECEIVE (MASTER/SLAVE) TIMING



### TABLE 31-24: EUSART/AUSART SYNCHRONOUS RECEIVE REQUIREMENTS

Param. No.	Symbol	Characteristic	Min	Max	Units	Conditions
125	TDTV2CKL	SYNC RCV (MASTER and SLAVE)				
		Data Hold before CKx $\downarrow$ (DTx hold time)	10	—	ns	
126	TCKL2DTL	Data Hold after CKx $\downarrow$ (DTx hold time)	15	_	ns	

TABLE 31-25:	A/D CONVERTER CHARACTERISTICS: PIC18F66K80 FAMILY
	(INDUSTRIAL/EXTENDED)

Param No.	Sym	Characteristic	Min	Тур	Мах	Units	Conditions
A01	Nr	Resolution	—		12	bit	$\Delta VREF \ge 3.0V$
A03	EIL	Integral Linearity Error	—	_	±6.0	LSB	VDD = 5.0V
A04	Edl	Differential Linearity Error	_	±1	+3.0/-1.0	LSB	VDD = 5.0V
A06	EOFF	Offset Error	—	±1	±9	LSB	VDD = 5.0V
A07	Egn	Gain Error	_	<±1	±8.00	LSB	VDD = 5.0V
A10	—	Monotonicity	(	Guaranteed(	1)	—	$VSS \leq VAIN \leq VREF$
A20	$\Delta VREF$	Reference Voltage Range (VREFH – VREFL)	3	_	Vdd - Vss	V	For 12-bit resolution
A21	Vrefh	Reference Voltage High	AVss + 3.0V	_	AVDD + 0.3V	V	For 12-bit resolution
A22	Vrefl	Reference Voltage Low	AVss – 0.3V	_	AVDD - 3.0V	V	For 12-bit resolution
A25	VAIN	Analog Input Voltage	VREFL	_	VREFH	V	
A28	AVdd	Analog Supply Voltage	VDD - 0.3	_	VDD + 0.3	V	
A29	AVss	Analog Supply Voltage	Vss – 0.3	_	Vss + 0.3	V	
A30	Zain	Recommended Impedance of Analog Voltage Source	_	_	2.5	kΩ	
A50	IREF	VREF Input Current ⁽²⁾	—		5 150	μΑ μΑ	During VAIN acquisition. During A/D conversion cycle.

Note 1: The A/D conversion result never decreases with an increase in the input voltage and has no missing codes.

2: VREFH current is from the RA3/AN3/VREF+ pin or VDD, whichever is selected as the VREFH source. VREFL current is from the RA2/AN2/VREF-/CVREF pin or VSS, whichever is selected as the VREFL source.



TABLE 31-26:	A/D CONVERSION REQUIREMENTS
--------------	-----------------------------

Param No.	Symbol	Characteristic	Min	Мах	Units	Conditions
130	Tad	A/D Clock Period	0.8	12.5 ⁽¹⁾	μS	Tosc based, VREF $\geq$ 3.0V
			1.4	25 ⁽¹⁾	μS	VDD = 3.0V; TOSC based, VREF full range
			_	1	μS	A/D RC mode
			—	3	μS	VDD = 3.0V; A/D RC mode
131	TCNV	Conversion Time (not including acquisition time) ⁽²⁾	14	15	Tad	
132	TACQ	Acquisition Time ⁽³⁾	1.4		μS	-40°C to +125°C
135	Tswc	Switching Time from Convert $\rightarrow$ Sample	_	(Note 4)		
TBD	TDIS	Discharge Time	0.2	—	μS	-40°C to +125°C

Note 1: The time of the A/D clock period is dependent on the device frequency and the TAD clock divider.

2: ADRES registers may be read on the following TCY cycle.

**3:** The time for the holding capacitor to acquire the "New" input voltage when the voltage changes full scale after the conversion (VDD to Vss or Vss to VDD). The source impedance (*Rs*) on the input channels is 50Ω.

4: On the following cycle of the device clock.

## 32.0 PACKAGING INFORMATION

### 32.1 Package Marking Information



In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line, thus limiting the number of available					
lable					

### 32.1 Package Marking Information (Continued)

40-Lead PDIP



### 44-Lead QFN



44-Lead TQFP



64-Lead QFN



### 64-Lead TQFP



Example



### Example



### Example





### Example



#### 32.2 **Package Details**

The following sections give the technical details of the packages.

### 28-Lead Plastic Quad Flat, No Lead Package (MM) – 6x6x0.9 mm Body [QFN-S] with 0.40 mm Contact Length

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		MILLIMETERS		
	Dimension Limits	MIN	NOM	MAX	
Number of Pins	N		28		
Pitch	е		0.65 BSC		
Overall Height	A	0.80	0.90	1.00	
Standoff	A1	0.00	0.02	0.05	
Contact Thickness	A3	0.20 REF			
Overall Width	E		6.00 BSC		
Exposed Pad Width	E2	3.65	3.70	4.70	
Overall Length	D		6.00 BSC		
Exposed Pad Length	D2	3.65	3.70	4.70	
Contact Width	b	0.23	0.38	0.43	
Contact Length	L	0.30	0.40	0.50	
Contact-to-Exposed Pad	К	0.20	-	-	

A1

### Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Package is saw singulated.

A3

- 3. Dimensioning and tolerancing per ASME Y14.5M.
  - BSC: Basic Dimension. Theoretically exact value shown without tolerances.
  - REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-124B

## 28-Lead Plastic Quad Flat, No Lead Package (MM) – 6x6x0.9 mm Body [QFN-S] with 0.40 mm Contact Length

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	MILLIMETERS			
Dimension	Limits	MIN	NOM	MAX
Contact Pitch	E		0.65 BSC	
Optional Center Pad Width	W2			4.70
Optional Center Pad Length	T2			4.70
Contact Pad Spacing	C1		6.00	
Contact Pad Spacing	C2		6.00	
Contact Pad Width (X28)	X1			0.40
Contact Pad Length (X28)	Y1			0.85
Distance Between Pads	G	0.25		

### Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2124A

### 28-Lead Plastic Small Outline (SO) – Wide, 7.50 mm Body [SOIC]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging









	Units			MILLIMETERS			
Dimer	Dimension Limits			MAX			
Number of Pins	Ν		28				
Pitch	е		1.27 BSC				
Overall Height	А	-	-	2.65			
Molded Package Thickness	A2	2.05	-	-			
Standoff §	A1	0.10	-	0.30			
Overall Width	E		10.30 BSC				
Molded Package Width	E1	7.50 BSC					
Overall Length	D		17.90 BSC				
Chamfer (optional)	h	0.25	-	0.75			
Foot Length	L	0.40	-	1.27			
Footprint	L1		1.40 REF				
Foot Angle Top	φ	0°	-	8°			
Lead Thickness	С	0.18 – 0.33					
Lead Width	b	0.31	-	0.51			
Mold Draft Angle Top	α	5°	-	15°			
Mold Draft Angle Bottom	β	5°	-	15°			

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. § Significant Characteristic.

3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15 mm per side.

- 4. Dimensioning and tolerancing per ASME Y14.5M.
  - BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-052B

28-Lead Plastic Small Outline (SO) - Wide, 7.50 mm Body [SOIC]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



## RECOMMENDED LAND PATTERN

	Units		MILLIMETERS		
Dimensior	Dimension Limits		NOM	MAX	
Contact Pitch	E	1.27 BSC			
Contact Pad Spacing	С		9.40		
Contact Pad Width (X28)	X			0.60	
Contact Pad Length (X28)	Y			2.00	
Distance Between Pads	Gx	0.67			
Distance Between Pads	G	7.40			

### Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2052A

### 28-Lead Skinny Plastic Dual In-Line (SP) – 300 mil Body [SPDIP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		INCHES	
Dimensior	n Limits	MIN	NOM	MAX
Number of Pins	Ν		28	
Pitch	е		.100 BSC	
Top to Seating Plane	Α	-	-	.200
Molded Package Thickness	A2	.120	.135	.150
Base to Seating Plane	A1	.015	-	-
Shoulder to Shoulder Width	E	.290	.310	.335
Molded Package Width	E1	.240	.285	.295
Overall Length	D	1.345	1.365	1.400
Tip to Seating Plane	L	.110	.130	.150
Lead Thickness	С	.008	.010	.015
Upper Lead Width	b1	.040	.050	.070
Lower Lead Width	b	.014	.018	.022
Overall Row Spacing §	eB	_	_	.430

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. § Significant Characteristic.

3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" per side.

4. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-070B

### 28-Lead Plastic Shrink Small Outline (SS) – 5.30 mm Body [SSOP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		MILLIMETERS	6
Dimensio	Dimension Limits		NOM	MAX
Number of Pins	Ν		28	
Pitch	е		0.65 BSC	
Overall Height	Α	_	-	2.00
Molded Package Thickness	A2	1.65	1.75	1.85
Standoff	A1	0.05	-	-
Overall Width	E	7.40	7.80	8.20
Molded Package Width	E1	5.00	5.30	5.60
Overall Length	D	9.90	10.20	10.50
Foot Length	L	0.55	0.75	0.95
Footprint	L1	1.25 REF		
Lead Thickness	с	0.09	-	0.25
Foot Angle	¢	0°	4°	8°
Lead Width	b	0.22	-	0.38

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.20 mm per side.
 Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-073B

28-Lead Plastic Shrink Small Outline (SS) - 5.30 mm Body [SSOP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Units		MILLIMETERS		
Dimension Limits		MIN	NOM	MAX
Contact Pitch	E	0.65 BSC		
Contact Pad Spacing	С		7.20	
Contact Pad Width (X28)	X1			0.45
Contact Pad Length (X28)	Y1			1.75
Distance Between Pads	G	0.20		

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2073A

### 40-Lead Plastic Dual In-Line (P) – 600 mil Body [PDIP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		INCHES	
	Dimension Limits	MIN	NOM	MAX
Number of Pins	N		40	•
Pitch	e		.100 BSC	
Top to Seating Plane	A	-	-	.250
Molded Package Thickness	A2	.125	-	.195
Base to Seating Plane	A1	.015	-	-
Shoulder to Shoulder Width	E	.590	-	.625
Molded Package Width	E1	.485	-	.580
Overall Length	D	1.980	-	2.095
Tip to Seating Plane	L	.115	-	.200
Lead Thickness	С	.008	-	.015
Upper Lead Width	b1	.030	-	.070
Lower Lead Width	b	.014	-	.023
Overall Row Spacing §	eB	_	-	.700

e

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

b

2. § Significant Characteristic.

3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" per side.

4. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-016B

eВ

### 44-Lead Plastic Quad Flat, No Lead Package (ML) – 8x8 mm Body [QFN]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



**TOP VIEW** 

**BOTTOM VIEW** 



	Units		MILLIMETERS		
Dimensio	n Limits	MIN	NOM	MAX	
Number of Pins	Ν		44		
Pitch	е		0.65 BSC		
Overall Height	А	0.80	0.90	1.00	
Standoff	A1	0.00	0.02	0.05	
Contact Thickness	A3		0.20 REF		
Overall Width	E		8.00 BSC		
Exposed Pad Width	E2	6.30	6.45	6.80	
Overall Length	D		8.00 BSC		
Exposed Pad Length	D2	6.30	6.45	6.80	
Contact Width	b	0.25	0.30	0.38	
Contact Length	L	0.30	0.40	0.50	
Contact-to-Exposed Pad	К	0.20	-	-	

### Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Package is saw singulated.

3. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-103B

### 44-Lead Plastic Quad Flat, No Lead Package (ML) – 8x8 mm Body [QFN]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Units		MILLIMETERS		
Dimensio	Dimension Limits		NOM	MAX
Contact Pitch	E		0.65 BSC	
Optional Center Pad Width	W2			6.80
Optional Center Pad Length	T2			6.80
Contact Pad Spacing	C1		8.00	
Contact Pad Spacing	C2		8.00	
Contact Pad Width (X44)	X1			0.35
Contact Pad Length (X44)	Y1			0.80
Distance Between Pads	G	0.25		

### Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2103A

### 44-Lead Plastic Thin Quad Flatpack (PT) – 10x10x1 mm Body, 2.00 mm [TQFP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		MILLIMETERS		
	Dimension Limits	MIN	NOM	MAX	
Number of Leads	N		44		
Lead Pitch	е		0.80 BSC		
Overall Height	А	-	-	1.20	
Molded Package Thickness	A2	0.95	1.00	1.05	
Standoff	A1	0.05	-	0.15	
Foot Length	L	0.45	0.60	0.75	
Footprint	L1	1.00 REF			
Foot Angle	φ	0°	3.5°	7°	
Overall Width	E		12.00 BSC		
Overall Length	D		12.00 BSC		
Molded Package Width	E1		10.00 BSC		
Molded Package Length	D1		10.00 BSC		
Lead Thickness	С	0.09	-	0.20	
Lead Width	b	0.30	0.37	0.45	
Mold Draft Angle Top	α	11°	12°	13°	
Mold Draft Angle Bottom	β	11°	12°	13°	

#### Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Chamfers at corners are optional; size may vary.

Dimensions D1 and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.25 mm per side.
 Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances. REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-076B

### 44-Lead Plastic Thin Quad Flatpack (PT) – 10x10x1 mm Body, 2.00 mm [TQFP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

Units		MILLIM	ETERS	
Dimension Limits		MIN	NOM	MAX
Contact Pitch	E	0.80 BSC		
Contact Pad Spacing	C1		11.40	
Contact Pad Spacing	C2		11.40	
Contact Pad Width (X44)	X1			0.55
Contact Pad Length (X44)	Y1			1.50
Distance Between Pads	G	0.25		

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2076A

### 64-Lead Plastic Quad Flat, No Lead Package (MR) – 9x9x0.9 mm Body [QFN]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing C04-149B Sheet 1 of 2

### 64-Lead Plastic Quad Flat, No Lead Package (MR) – 9x9x0.9 mm Body [QFN]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	MILLIMETERS			
Dimensio	n Limits	MIN	NOM	MAX
Number of Pins	N		64	
Pitch	е		0.50 BSC	
Overall Height	A	0.80	0.90	1.00
Standoff	A1	0.00	0.02	0.05
Contact Thickness	A3	0.20 REF		
Overall Width	E		9.00 BSC	
Exposed Pad Width	E2	7.05	7.15	7.50
Overall Length	D		9.00 BSC	
Exposed Pad Length	D2	7.05	7.15	7.50
Contact Width	b	0.18	0.25	0.30
Contact Length	L	0.30	0.40	0.50
Contact-to-Exposed Pad	K	0.20	-	-

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Package is saw singulated.

3. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-149B Sheet 2 of 2

# 64-Lead Plastic Quad Flat, No Lead Package (MR) – 9x9x0.9 mm Body [QFN] With 0.40 mm Contact Length

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Units		MILLIMETERS			
Dimensior	Dimension Limits		NOM	MAX	
Contact Pitch	E		0.50 BSC		
Optional Center Pad Width	W2			7.35	
Optional Center Pad Length	T2			7.35	
Contact Pad Spacing	C1		8.90		
Contact Pad Spacing	C2		8.90		
Contact Pad Width (X64)	X1			0.30	
Contact Pad Length (X64)	Y1			0.85	
Distance Between Pads	G	0.20			

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2149A

### 64-Lead Plastic Thin Quad Flatpack (PT) – 10x10x1 mm Body, 2.00 mm [TQFP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Chamfers at corners are optional; size may vary.

3. Dimensions D1 and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.25 mm per side.

4. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-085B

### 64-Lead Plastic Thin Quad Flatpack (PT) – 10x10x1 mm Body, 2.00 mm [TQFP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Units		MILLIM	ETERS	
Dimension Limits		MIN	NOM	MAX
Contact Pitch	E	0.50 BSC		
Contact Pad Spacing	C1		11.40	
Contact Pad Spacing	C2		11.40	
Contact Pad Width (X64)	X1			0.30
Contact Pad Length (X64)	Y1			1.50
Distance Between Pads	G	0.20		

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2085A

NOTES:

## APPENDIX A: REVISION HISTORY

### **Revision A (August 2010)**

Original data sheet for PIC18F66K80 family devices.

### **Revision B (December 2010)**

Changes to Section 31.0 "Electrical Characteristics" and minor text edits throughout document.

### Revision C (January 2011)

Section 2.0 "Guidelines for Getting Started with PIC18FXXKXX Microcontrollers" was added to the data sheet. Changes to Section 31.0 "Electrical Characteristics" for PIC18F66K80 family devices. Minor text edits throughout document.

### **Revision D (November 2011)**

Preliminary conditions have been deleted from document.

### **Revision E (February 2012)**

Added all Data Sheet erratas. Added Current Injection specifications to **Section 31.0** "Electrical Characteristics".

### **Revision F (February 2012)**

Updated the Reset value for the IOCB register.

### APPENDIX B: MIGRATION TO PIC18F66K80 FAMILY

Devices in the PIC18F66K80, PIC18F4580, PIC18F4680 and 18F8680 families are similar in their functions and features. Code can be migrated from the

other families to the PIC18F66K80 without many changes. The differences between the device families are listed in Table B-1 and Table B-2. For more details on migrating to the PIC18F66K80, refer to *"PIC18FXX80 to PIC18FXX80 Migration Guide"* (DS39982).

## TABLE B-1:NOTABLE DIFFERENCES BETWEEN 28, 40 AND 44-PIN DEVICES – PIC18F66K80,<br/>PIC18F4580 AND PIC18F4680 FAMILIES

Characteristic	PIC18F66K80 Family	PIC18F4680 Family	PIC18F4580 Family
Max Operating Frequency	64 MHz	40 MHz	40 MHz
Max Program Memory	64 Kbytes	64 Kbytes	32 Kbytes
Data Memory (bytes)	3,648	3,328	1,536
CTMU	Yes	No	No
SOSC Oscillator Options	Low-power oscillator option for SOSC	No options	No options
T1CKI Clock	T1CKI can be used as a clock without enabling the SOSC oscillator	No	No
INTOSC	Up to 16 MHz	Up to 8 MHz	Up to 8 MHz
Timers	Two 8-bit, three 16-bit	One 8-bit, three 16-bit	One 8-bit, three 16-bit
ECCP	One for all devices	40 and 44-pin devices – One 28-pin devices – None	40 and 44-pin devices – One 28-pin devices – None
CCP	Four	One	One
Data EEPROM (bytes)	1,024	1,024	256
WDT Prescale Options	22	16	16
5V Operation	18FXXK80 parts – 5V operation 18LFXXK80 parts – 3.3V operation	Yes	Yes
nanoWatt XLP	Yes	No	No
Regulator	18FXXK80 parts – Yes 18LFXXK80 parts – No	No	No
Low-Power BOR	Yes	No	No
A/D Converter	12-bit signed differential	10-bit	10-bit
A/D Channels	28-pin devices – 8 Channels 40 and 44-pin devices – 11 Channels	8 Channels for 28-pin devices/ 11 Channels for 40 and 44-pin devices	8 Channels for 28-pin devices/ 11 Channels for 40 and 44-pin devices
Internal Temp Sensor	Yes	No	No
EUSART	Two	One	One
Comparators	Two	28-pin devices – None 40 and 44-pin devices – Two	28-pin devices – None 40 and 44-pin devices – Two
Oscillator Options	14	Nine	Nine
Ultra Low-Power Wake-up (ULPW)	Yes	No	No
Adjustable Slew Rate for I/O	Yes	No	No
PLL	Available for all oscillator options	Available only for high-speed crystal and internal oscillator	Available only for high-speed crystal and internal oscillator
TXM Modulator	No	No	No

## TABLE B-2: NOTABLE DIFFERENCES BETWEEN 64-PIN DEVICES – PIC18F66K80 AND PIC18F8680 FAMILIES

Characteristic	PIC18F66K80 Family	PIC18F8680 Family
Max Operating Frequency	64 MHz	40 MHz
Max Program Memory	64K	64K
Data Memory (bytes)	3,648	3,328
СТМИ	Yes	No
SOSC Oscillator Options	Low-power oscillator option for SOSC	No options
T1CKI Clock	T1CKI can be used as a clock without enabling the SOSC oscillator	No
INTOSC	Up to 16 MHz	No Internal Oscillator
SPI/I ² C™	1 Module	1 Module
Timers	Two 8-bit, Three 16-bit	Two 8-bit, Three 16-bit
ECCP	1	1
ССР	4	1
Data EEPROM (bytes)	1,024	1,024
WDT Prescale Options	22	16
5V Operation	18FXXK80 parts – 5V operation 18LFXXK80 parts – 3.3V operation	Yes
nanoWatt XLP	Yes	No
On-Chip 3.3V Regulator	18FXXK80 parts – Yes 18LFXXK80 parts – No	No
Low-Power BOR	Yes	No
A/D Converter	12-bit signed differential	10-bit
A/D Channels	15 Channels	12 Channels
Internal Temp Sensor	Yes	No
EUSART	Тwo	One
Comparators	Two	Two
Oscillator Options	14	Seven
Ultra Low-Power Wake-up (ULPW)	Yes	No
Adjustable Slew Rate for I/O	Yes	No
PLL	Available for all oscillator options	Available for only high-speed crystal and external oscillator
Data Signal Modulator	Yes	No

NOTES:

## INDEX

Α

A/D	
A/D Converter Interrupt, Configuring	. 366
Acquisition Requirements	
ADRESH Register	
Analog Port Pins, Configuring	
Associated Registers	
Automatic Acquisition Time	
Configuring the Module	
Conversion Clock (TAD)	. 368
Conversion Requirements	. 580
Conversion Status (GO/DONE Bit)	
Conversions	
Converter Characteristics	
Differential Converter	
Operation in Power-Managed Modes	
Use of the Special Event Triggers	. 370
Absolute Maximum Ratings	. 537
AC (Timing) Characteristics	
Load Conditions for Device Timing Specifications	
Parameter Symbology	
Temperature and Voltage Specifications	
Timing Conditions	. 561
ACKSTAT	. 322
ACKSTAT Status Flag	. 322
ADCON0 Register	
GO/DONE Bit	261
ADDFSR	
ADDLW	
ADDULNK	. 526
ADDWF	. 489
ADDWFC	. 490
ADRESL Register	
Analog-to-Digital Converter. See A/D.	. 504
	400
ANDLW	
ANDWF	. 491
Assembler	
MPASM Assembler	. 534
Auto-Wake-up on Sync Break Character	. 348
······································	
В	
Baud Rate Generator	210
BC	
BCF	
BF	. 322
BF Status Flag	. 322
Bit Timing Configuration Registers	
BRGCON1	452
BRGCON2	
BRGCON3	. 452
Block Diagrams	
A/D	. 365
Analog Input Model	. 366
Baud Rate Generator	
CAN Buffers and Protocol Engine	
•	
Capture Mode Operation	
Comparator Analog Input Model	
Comparator Configurations	. 378
Comparator Module	
Comparator Voltage Reference	
Comparator Voltage Reference Output Buffer	383
Compara Mode Operation	270
Compare Mode Operation	2/0
Connections for On-Chip Voltage Regulator	.4/4

Crystal/Ceramic Resonator Operation (HS, HSPLL.	58
CTMU	
CTMU Current Source Calibration Circuit	
CTMU Temperature Measurement Circuit	
CTMU Typical Connections and Internal Configura	
for Pulse Delay Generation	
CTMU Typical Connections and Internal Configura	
for Time Measurement	
Data Signal Modulator	
Device Clock	
Differential Channel Measurement	
EUSART Receive	
EUSART Transmit	
External Components for the SOSC Oscillator	
External Power-on Reset Circuit (Slow VDD Power-u 81	ib).
Fail-Safe Clock Monitor (FSCM)	477
Full-Bridge Application	275
Generic I/O Port Operation	
Half-Bridge Applications	
High/Low-Voltage Detect with External Input	
Interrupt Logic	
INTIO1 Oscillator Mode	60
INTIO2 Oscillator Mode	
MSSP (I ² C Master Mode)	316
MSSP (I ² C Mode)	296
MSSP (SPI Mode)	
On-Chip Reset Circuit	
PIC18F2XK80	
PIC18F4XK80	
PIC18F6XK80	
	59
PLL	
PLL PORTD and PORTE (Parallel Slave Port)	192
PLL PORTD and PORTE (Parallel Slave Port) PWM (Enhanced Mode)	192 271
PLL PORTD and PORTE (Parallel Slave Port) PWM (Enhanced Mode) PWM Operation (Simplified)	192 271 262
PLL PORTD and PORTE (Parallel Slave Port) PWM (Enhanced Mode) PWM Operation (Simplified) RC Oscillator Mode	192 271 262 57
PLL PORTD and PORTE (Parallel Slave Port) PWM (Enhanced Mode) PWM Operation (Simplified) RC Oscillator Mode RCIO Oscillator Mode	192 271 262 57 57
PLL PORTD and PORTE (Parallel Slave Port) PWM (Enhanced Mode) PWM Operation (Simplified) RC Oscillator Mode RCIO Oscillator Mode Reads from Flash Program Memory	192 271 262 57 57 133
PLL PORTD and PORTE (Parallel Slave Port) PWM (Enhanced Mode) PWM Operation (Simplified) RC Oscillator Mode RCIO Oscillator Mode Reads from Flash Program Memory Simplified Steering	192 271 262 57 57 133 284
PLL PORTD and PORTE (Parallel Slave Port) PWM (Enhanced Mode) PWM Operation (Simplified) RC Oscillator Mode RCIO Oscillator Mode Reads from Flash Program Memory	192 271 262 57 57 133 284 357
PLL PORTD and PORTE (Parallel Slave Port) PWM (Enhanced Mode) PWM Operation (Simplified) RC Oscillator Mode RCIO Oscillator Mode Reads from Flash Program Memory Simplified Steering Single Channel Measurement Single Comparator	192 271 262 57 133 284 357 376
PLL PORTD and PORTE (Parallel Slave Port) PWM (Enhanced Mode) PWM Operation (Simplified) RC Oscillator Mode RCIO Oscillator Mode Reads from Flash Program Memory Simplified Steering Single Channel Measurement	192 271 262 57 133 284 357 376 129
PLL PORTD and PORTE (Parallel Slave Port) PWM (Enhanced Mode) PWM Operation (Simplified) RC Oscillator Mode RCIO Oscillator Mode Reads from Flash Program Memory Simplified Steering Single Channel Measurement Single Comparator Table Read Operation	192 271 262 57 133 284 357 376 129 130
PLL PORTD and PORTE (Parallel Slave Port) PWM (Enhanced Mode) PWM Operation (Simplified) RC Oscillator Mode RCIO Oscillator Mode Reads from Flash Program Memory Simplified Steering Single Channel Measurement Single Comparator Table Read Operation Table Write Operation Table Writes to Flash Program Memory	192 271 262 57 133 284 357 376 129 130 135
PLL PORTD and PORTE (Parallel Slave Port) PWM (Enhanced Mode) PWM Operation (Simplified) RC Oscillator Mode RCIO Oscillator Mode Reads from Flash Program Memory Simplified Steering Single Channel Measurement Single Comparator Table Read Operation Table Write Operation	192 271 262 57 133 284 357 376 129 130 135 206
PLL         PORTD and PORTE (Parallel Slave Port)         PWM (Enhanced Mode)         PWM Operation (Simplified)         RC Oscillator Mode         RCIO Oscillator Mode         Reads from Flash Program Memory         Simplified Steering         Single Channel Measurement         Single Comparator         Table Read Operation         Table Write Operation         Table Writes to Flash Program Memory         Timer0 in 16-Bit Mode	192 271 262 57 133 284 357 376 129 130 135 206 206
PLL         PORTD and PORTE (Parallel Slave Port)         PWM (Enhanced Mode)         PWM Operation (Simplified)         RC Oscillator Mode         RCIO Oscillator Mode         Reads from Flash Program Memory         Simplified Steering         Single Channel Measurement         Single Comparator         Table Read Operation         Table Write Operation         Table Writes to Flash Program Memory         Timer0 in 16-Bit Mode         Timer0 in 8-Bit Mode	192 271 262 57 133 284 357 376 129 130 135 206 213
PLL         PORTD and PORTE (Parallel Slave Port)         PWM (Enhanced Mode)         PWM Operation (Simplified)         RC Oscillator Mode         RCIO Oscillator Mode         Reads from Flash Program Memory         Simplified Steering         Single Channel Measurement         Single Comparator         Table Read Operation         Table Read Operation         Table Write Operation         Table Writes to Flash Program Memory         Timer0 in 16-Bit Mode         Timer1	192 271 262 57 133 284 357 376 129 130 135 206 213 222
PLL         PORTD and PORTE (Parallel Slave Port)         PWM (Enhanced Mode)         PWM Operation (Simplified)         RC Oscillator Mode         RCIO Oscillator Mode         Reads from Flash Program Memory         Simplified Steering         Single Channel Measurement         Single Comparator         Table Read Operation         Table Write Operation         Table Write Sto Flash Program Memory         Timer0 in 16-Bit Mode         Timer1         Timer2	192 271 262 57 57 133 284 357 376 129 130 135 206 213 222 226
PLL PORTD and PORTE (Parallel Slave Port) PWM (Enhanced Mode) PWM Operation (Simplified) RC Oscillator Mode RCIO Oscillator Mode Reads from Flash Program Memory Simplified Steering Single Channel Measurement Single Comparator Table Read Operation Table Read Operation Table Write Operation Table Writes to Flash Program Memory Timer0 in 16-Bit Mode Timer1 Timer2 Timer3 Timer4 Transmit Buffers	192 271 262 57 133 284 357 376 129 130 135 206 213 222 226 234 442
PLL         PORTD and PORTE (Parallel Slave Port)         PWM (Enhanced Mode)         PWM Operation (Simplified)         RC Oscillator Mode         RCIO Oscillator Mode         Reads from Flash Program Memory         Simplified Steering         Single Channel Measurement         Single Comparator         Table Read Operation         Table Read Operation         Table Write Operation         Table Writes to Flash Program Memory         Timer0 in 16-Bit Mode         Timer1         Timer2         Timer3         Timer4         Transmit Buffers         Ultra Low-Power Wake-up Initialization	192 271 262 57 133 284 357 376 129 130 135 206 213 222 226 234 442 77
PLL         PORTD and PORTE (Parallel Slave Port)         PWM (Enhanced Mode)         PWM Operation (Simplified)         RC Oscillator Mode         RCIO Oscillator Mode         Reads from Flash Program Memory         Simplified Steering         Single Channel Measurement         Single Comparator         Table Read Operation         Table Read Operation         Table Write Operation         Table Writes to Flash Program Memory         Timer0 in 16-Bit Mode         Timer1         Timer2         Timer3         Timer4         Transmit Buffers         Ultra Low-Power Wake-up Initialization	192 271 262 57 133 284 357 376 129 130 135 206 213 222 226 234 442 77 173
PLL         PORTD and PORTE (Parallel Slave Port)         PWM (Enhanced Mode)         PWM Operation (Simplified)         RC Oscillator Mode         RCIO Oscillator Mode         Reads from Flash Program Memory         Simplified Steering         Single Channel Measurement         Single Comparator         Table Read Operation         Table Read Operation         Table Write Operation         Table Write Sto Flash Program Memory         Timer0 in 16-Bit Mode         Timer1         Timer2         Timer3         Timer4         Transmit Buffers         Ultra Low-Power Wake-up Initialization         Using Open-Drain Output         Watchdog Timer	192 271 262 57 133 284 357 376 129 130 135 206 213 222 226 234 442 77 173 472
PLL         PORTD and PORTE (Parallel Slave Port)         PWM (Enhanced Mode)         PWM Operation (Simplified)         RC Oscillator Mode         RCIO Oscillator Mode         Reads from Flash Program Memory         Simplified Steering         Single Channel Measurement         Single Comparator         Table Read Operation         Table Write Operation         Table Write Operation         Table Write Sto Flash Program Memory         Timer0 in 16-Bit Mode         Timer1 in 8-Bit Mode         Timer2         Timer3         Timer4         Transmit Buffers         Ultra Low-Power Wake-up Initialization         Using Open-Drain Output         Watchdog Timer         BN	192 271 262 57 133 284 357 376 129 130 135 206 213 222 226 234 442 77 173 472 492
PLL         PORTD and PORTE (Parallel Slave Port)         PWM (Enhanced Mode)         PWM Operation (Simplified)         RC Oscillator Mode         RCIO Oscillator Mode         Reads from Flash Program Memory         Simplified Steering         Single Channel Measurement         Single Comparator         Table Read Operation         Table Read Operation         Table Write Operation         Table Writes to Flash Program Memory         Timer0 in 16-Bit Mode         Timer1         Timer2         Timer3         Timer4         Transmit Buffers         Ultra Low-Power Wake-up Initialization         Using Open-Drain Output         Watchdog Timer         BN	192 271 262 57 133 284 357 376 129 130 135 206 213 222 226 234 442 77 173 472 492
PLL         PORTD and PORTE (Parallel Slave Port)         PWM (Enhanced Mode)         PWM Operation (Simplified)         RC Oscillator Mode         RCIO Oscillator Mode         Reads from Flash Program Memory         Simplified Steering         Single Channel Measurement         Single Comparator         Table Read Operation         Table Read Operation         Table Write Operation         Table Writes to Flash Program Memory         Timer0 in 16-Bit Mode         Timer1         Timer2         Timer3         Timer4         Transmit Buffers         Ultra Low-Power Wake-up Initialization         Using Open-Drain Output         Watchdog Timer         BN         BNN	192 271 262 57 133 284 357 376 129 130 135 206 213 226 234 442 77 173 472 492 493 493
PLL         PORTD and PORTE (Parallel Slave Port)         PWM (Enhanced Mode)         PWM Operation (Simplified)         RC Oscillator Mode         RCIO Oscillator Mode         Reads from Flash Program Memory         Simplified Steering         Single Channel Measurement         Single Comparator         Table Read Operation         Table Write Operation         Table Write Operation         Table Write Sto Flash Program Memory         Timer0 in 16-Bit Mode         Timer1 in 8-Bit Mode         Timer2         Timer3         Timer4         Transmit Buffers         Ultra Low-Power Wake-up Initialization         Using Open-Drain Output         Watchdog Timer         BN         BNN         BNOV	192 271 262 57 133 284 357 376 129 130 135 206 213 226 234 442 77 173 472 493 493 494
PLL         PORTD and PORTE (Parallel Slave Port)         PWM (Enhanced Mode)         PWM Operation (Simplified)         RC Oscillator Mode         RCIO Oscillator Mode         Reads from Flash Program Memory         Simplified Steering         Single Channel Measurement         Single Comparator         Table Read Operation         Table Write Operation         Table Write of Flash Program Memory         Timer0 in 16-Bit Mode         Timer0 in 8-Bit Mode         Timer1         Timer2         Timer3         Timer4         Transmit Buffers         Ultra Low-Power Wake-up Initialization         Using Open-Drain Output         Watchdog Timer         BN         BNOV         BNZ	192 271 262 57 133 284 357 376 129 130 135 206 213 226 234 442 77 173 472 493 493 494
PLL         PORTD and PORTE (Parallel Slave Port)         PWM (Enhanced Mode)         PWM Operation (Simplified)         RC Oscillator Mode         RCIO Oscillator Mode         Reads from Flash Program Memory         Simplified Steering         Single Channel Measurement         Single Comparator         Table Read Operation         Table Write Operation         Table Write Operation         Table Writes to Flash Program Memory         Timer0 in 16-Bit Mode         Timer1 inter1         Timer2         Timer3         Timer4         Transmit Buffers         Ultra Low-Power Wake-up Initialization         Using Open-Drain Output         Watchdog Timer         BN         BNOV         BNOV         BNZ         BOR. See Brown-out Reset.	192 271 262 57 133 284 357 376 129 130 135 206 213 226 234 442 226 234 442 492 493 494 494
PLL         PORTD and PORTE (Parallel Slave Port)         PWM (Enhanced Mode)         PWM Operation (Simplified)         RC Oscillator Mode         RCIO Oscillator Mode         Reads from Flash Program Memory         Simplified Steering         Single Channel Measurement         Single Comparator         Table Read Operation         Table Read Operation         Table Write Operation         Table Writes to Flash Program Memory         Timer0 in 16-Bit Mode         Timer1	192 271 262 57 133 284 357 376 129 130 135 206 213 226 234 442 226 234 442 492 493 494 494
PLL         PORTD and PORTE (Parallel Slave Port)         PWM (Enhanced Mode)         PWM Operation (Simplified)         RC Oscillator Mode         RCIO Oscillator Mode         Reads from Flash Program Memory         Simplified Steering         Single Channel Measurement         Single Comparator         Table Read Operation         Table Write Operation         Table Write Operation         Table Writes to Flash Program Memory         Timer0 in 16-Bit Mode         Timer1 inter1         Timer2         Timer3         Timer4         Transmit Buffers         Ultra Low-Power Wake-up Initialization         Using Open-Drain Output         Watchdog Timer         BN         BNOV         BNOV         BNZ         BOR. See Brown-out Reset.	192 271 262 57 133 284 357 376 129 130 135 206 213 226 234 442 234 442 77 173 492 493 494 494 497 495

BRG. See Baud Rate Generator.

Brown-out Reset (BOR)	
Detection	
Disabling in Sleep Mode	
Software Enabled	
BSF	
BTFSC	
BTFSS	
BTG	
BZ	

### С

C Compilers	
MPLAB C18	
CALL	
CALLW	
CAN Module	
External-Internal Clock in HS-PLL Based Osc	illators447
Capture (CCP Module)	
CCP Pin Configuration	
CCPRxH:CCPRxL Registers	
Software Interrupt	
Timer1/3 Mode Selection	
Capture (ECCP Module)	
CCPR1H:CCPR1L Registers	
ECCP Pin Configuration	
Prescaler	
Software Interrupt	
Timer1/2/3/4 Mode Selection	
Capture, Compare, Timer1/3	
Associated Registers	261
Capture/Compare/PWM (CCP)	
Capture Mode. See Capture.	
CCP Mode and Timer Resources	256
CCPRxH Register	
CCPRxL Register	
Compare Mode. See Compare.	050
Configuration	
Open-Drain Output Option	
Charge Time Measurement Unit (CTMU)	
Associated Registers	
Calibrating the Module	
Creating a Delay	
Effects of a Reset	
Measuring Capacitance	
Measuring Time	
Module Initialization	
Operation	
During Sleep, Idle Modes	
Temperature Measurement	
Clock Sources	
Default System Clock on Reset	
Selection Using OSCCON Register	
CLRF	
CLRWDT	
Code Examples	
16 x 16 Signed Multiply Routine	
16 x 16 Unsigned Multiply Routine	
8 x 8 Signed Multiply Routine	145
8 x 8 Unsigned Multiply Routine	145
Capacitance Calibration Routine	
Changing Between Capture Prescalers	258, 269
Changing to Configuration Mode	
Computed GOTO Using an Offset Value	
Current Calibration Routine	243
Data EEPROM Read	

Data EEPROM Refresh Routine14	3
Data EEPROM Write 14	
Erasing a Flash Program Memory Row	
Fast Register Stack 10	
How to Clear RAM (Bank 1) Using Indirect Addressing 123	•
Initializing PORTA 17	5
Initializing PORTB 17	7
Initializing PORTC 18	51
Initializing PORTD 18	4
Initializing PORTE 18	
Initializing PORTF 18	9
Initializing PORTG 19	
Loading the SSPBUF (SSPSR) Register	0
Reading a CAN Message 41	
Reading a Flash Program Memory Word 13	
Routine for Capacitive Touch Switch 24	
Routine for Temperature Measurement Using Interna Diode	
Saving STATUS, WREG and BSR Registers in RAM 169	
Setup for CTMU Calibration Routines	2
Transmitting a CAN Message Using Banked Method 404	
Transmitting a CAN Message Using WIN Bits 40	5
Ultra Low-Power Wake-up Initialization	
WIN and ICODE Bits Usage in Interrupt Service Routing	
to Access TX/RX Buffers	
Writing to Flash Program Memory	
Code Protection	
COMF	
Comparator	
Analog Input Connection Considerations	
Associated Registers	0
Configuration	
Control	
Effects of a Reset	
Enable and Input Selection	
Enable and Output Selection	
Interrupts	
Operation	
Operation During Sleep	
Response Time	
Comparator Specifications	
Comparator Voltage Reference	
Accuracy and Error	
Associated Registers	3
Configuring	
Connection Considerations	2
Effects of a Reset	2
Operation During Sleep	2
Compare (CCP Module)	9
CCP Pin Configuration25	9
Software Interrupt 25	
Special Event Trigger 25	9
Timer1/3 Mode Selection 25	9
Compare (ECCP Module)	
CCPR1 Register	
Pin Configuration 27	0
Software Interrupt 27	
Special Event Trigger 232, 27	
Timer1/2/3/4 Mode Selection27	
Computed GOTO 10	
Configuration Bits 45	7
Configuration Mismatch (CM) Reset	

Configuration Mode	
Configuration Register Protection	
Core Features	
Easy Migration	12
Extended Instruction Set	11
Memory Options	11
nanoWatt Technology	11
Oscillator Options and Features	11
CPFSEQ	500
CPFSGT	501
CPFSLT	501
Crystal Oscillator/Ceramic Resonator	
Customer Change Notification Service	
Customer Notification Service	
Customer Support	617

### D

Data Addressing Modes	123
Comparing Addressing Modes with the Extended	In-
struction Set Enabled	127
Direct	123
Indexed Literal Offset	126
BSR	
Instructions Affected	126
Mapping Access Bank	128
Indirect	
Inherent and Literal	123
Data EEPROM	
Associated Registers	144
Code Protection	482
During Code-Protect	
EEADR and EEADRH Registers	139
EECON1 and EECON2 Registers	139
Overview	139
Reading	141
Spurious Write Protection	143
Using	
Write Verify	
Writing	141
Data EEPROM Memory	
Operation During Code-Protect	143
Data Memory	108
Access Bank	
Bank Select Register (BSR)	108
Extended Instruction Set	126
General Purpose Registers	110
Memory Maps	
PIC18FX5K80/X6K80 Devices	
Special Function Registers	111
Special Function Registers	111
Data Signal Modulator (DSM)	195
Associated Registers	
Carrier Signal Sources	197
Carrier Source	
Pin Disable	200
Polarity Select	200
Carrier Synchronization	
Effects of a Reset	200
Modulated Output Polarity	200
Modulator Signal Sources	197
Modulator Source Pin Disable	200
Operation	
Operation in Sleep Mode	
Programmable Modulator Data	
Slew Rate Control	200
DAW	502

DC Characteristics	
CTMU Current Source Specifications	557
PIC18F66K80 Family (Industrial)	555, 557
Power-Down and Supply Current	540
Supply Voltage	539
DCFSNZ	503
DECF	502
DECFSZ	503
Default System Clock	57
Details on Individual Family Members	12
Development Support	533
Device Overview	
Features (28-Pin Devices)	13
Features (40/44-Pin Devices)	13
Features (64-Pin Devices)	14
Device Reset Timers	83
Oscillator Start-up Timer (OST)	83
PLL Lock Time-out	
Power-up Timer (PWRT)	83
Direct Addressing	124
Disable/Sleep Mode	438

### Е

ECAN Module	391
Baud Rate Setting	
Bit Time Partitioning	
Bit Timing Configuration Registers	
Calculating To, Nominal Bit Rate and Nominal Bit Ti	
449	
CAN Baud Rate Registers	430
CAN Control and Status Registers	
CAN I/O Control Register	
CAN Interrupt Registers	434
CAN Interrupts	453
Bus Activity Wake-up	454
Bus-Off	455
Code Bits	454
Error	454
Message Error	
Receive	
Receiver Bus Passive	
Receiver Overflow	
Receiver Warning	455
Transmit	
Transmitter Bus Passive	
Transmitter Warning	
CAN Message Buffers	
Dedicated Receive	
Dedicated Transmit	
Programmable Auto-RTR	441
Programmable Transmit/Receive	440
CAN Message Transmission	
Aborting	
Initiating	
Priority	
CAN Modes of Operation	
CAN Registers	
Configuration Mode	
Dedicated CAN Receive Buffer Registers	
Dedicated CAN Transmit Buffer Registers	
Disable/Sleep Mode	
Error Detection	
Acknowledge	
Bit	
CRC	
Error Modes and Counters	452

 $\ensuremath{\textcircled{}^{\odot}}$  2010-2012 Microchip Technology Inc.

Error States452
Form
Stuff Bit 452
Error Modes State (diagram)453
Error Recognition Mode439
Filter-Mask Truth (table)
Functional Modes439
Mode 0 (Legacy Mode)439
Mode 1 (Enhanced Legacy Mode)
Mode 2 (Enhanced FIFO Mode)
Information Processing Time (IPT)
Lengthening a Bit Period
Listen Only Mode
Message Acceptance Filters and Masks
Message Acceptance Mask and Filter Operation445
Message Reception
Enhanced FIFO Mode
Priority
Time-Stamping
Normal Mode
Oscillator Tolerance
Overview
Phase Buffer Segments
Programmable TX/RX and Auto-RTR Buffers413
Programming Time Segments
Propagation Segment
Sample Point
Shortening a Bit Period451
Synchronization450
Hard450
Resynchronization450
Rules450
Synchronization Segment 449
Time Quanta449
Values for ICODE (table)
Effect on Standard PIC18 Instructions
Effects of Power-Managed Modes on Various Clock Sources
63 Electrical Characteristics
Electrical Characteristics
Enhanced Capture/Compare/PWM (ECCP)
Capture Mode. See Capture. Compare Mode. See Compare.
ECCP Mode and Timer Resources
Enhanced PWM Mode
Auto-Restart
Auto-Shutdown
Direction Change in Full-Bridge Output Mode 277
Full-Bridge Application
Full-Bridge Mode
Half-Bridge Application
Half-Bridge Application Examples
Half-Bridge Mode
Output Relationships (Active-High and Active-Low)
272
Output Relationships Diagram
Programmable Dead-Band Delay
Shoot-Through Current
Start-up Considerations
Outputs and Configuration
Enhanced Capture/Compare/PWM (ECCP) and Timer1/2/3/4
Associated Registers
Enhanced Universal Synchronous Asynchronous Receiver
Transmitter (EUSART). See EUSART.
Equations

16 x 16 Signed Multiplication Algorithm 1	46
16 x 16 Unsigned Multiplication Algorithm 1	
16MHz Clock from 4x PLL Jitter	
A/D Acquisition Time	
A/D Minimum Charging Time	
Calculating the Minimum Required Acquisition Time 3	
Jitter and Total Frequency Error 4	
Resultant Frequency Error 4	47
Errata	9
Error Recognition Mode 4	38
EUSART	
Asynchronous Mode	2/2
12-Bit Break Transmit and Receive	
Associated Registers, Receive	
Associated Registers, Transmit	345
Auto-Wake-up on Sync Break 3	348
Receiver 3	346
Setting up 9-Bit Mode with Address Detect 3	346
Transmitter 3	
Baud Rate Generator	
Operation in Power-Managed Mode	227
Baud Rate Generator (BRG)	
Associated Registers 3	
Auto-Baud Rate Detect 3	341
Baud Rate Error, Calculating	338
Baud Rates, Asynchronous Modes	339
High Baud Rate Select (BRGH Bit) 3	
Sampling	
Synchronous Master Mode	
Associated Registers, Receive	
Associated Registers, Transmit	
Reception 3	
Transmission 3	351
Synchronous Slave Mode 3	355
Associated Registers, Receive	356
Associated Registers, Transmit	355
Reception	
Transmission	
Extended Instruction Set	,55
ADDFSR	
ADDULNK 5	
CALLW 5	
MOVSF 5	527
MOVSS5	528
PUSHL	528
SUBFSR	529
SUBULNK	
External Oscillator Modes	120
	50
Clock Input (EC Modes)	
HS	58
F	
-	
Fail-Safe Clock Monitor 457, 4	
Exiting Operation 4	
Interrupts in Power-Managed Modes 4	
POR or Wake from Sleep 4	
WDT During Oscillator Failure	177
Fail-Safe Clock Monitor (FSCM)	157
Fast Register Stack	
1 431 1 CHISTO CIAUN	00

TBLPTR (Table Pointer) Register 13	32
Erase Sequence1	34
Erasing1	34
Operation During Code-Protect	37
Reading1	33
Table Pointer	
Boundaries Based on Operation13	32
Table Pointer Boundaries13	32
Table Reads and Table Writes12	29
Write Sequence 13	35
Writing1	35
Protection Against Spurious Writes1	37
Unexpected Termination1	37
Write Verify1	37
FSCM. See Fail-Safe Clock Monitor.	

### G

GOTO	GOTO	
------	------	--

### Н

Hardware Multiplier	145
•	
8 x 8 Multiplication Algorithms	145
Operation	145
Performance Comparison (table)	145
High/Low-Voltage Detect	385
Applications	389
Associated Registers	390
Current Consumption	387
Effects of a Reset	390
Operation	386
During Sleep	390
Setup	387
Start-up Time	387
Typical Application	389
HLVD. See High/Low-Voltage Detect.	385

### I

I/O Descriptions	
PIC18F2XK80	18
PIC18F4XK80	24
PIC18F6XK80	
I/O Ports	171
Analog/Digital Ports	174
Open-Drain Outputs	173
Output Pin Drive	171
Pin Capabilities	171
Port Slew Rate	174
Pull-up Configuration	171
I ² C Mode (MSSP)	
Acknowledge Sequence Timing	325
Associated Registers	331
Baud Rate Generator	
Bus Collision	
During a Repeated Start Condition	329
During a Stop Condition	330
Clock Arbitration	
Clock Stretching	
10-Bit Slave Receive Mode (SEN = 1)	
10-Bit Slave Transmit Mode	
7-Bit Slave Receive Mode (SEN = 1)	
7-Bit Slave Transmit Mode	
Clock Synchronization and the CKP bit	
Effects of a Reset	
General Call Address Support	
I ² C Clock Rate w/BRG	
Master Mode	316

Operation	
Reception	
Repeated Start Condition Timing	321
Start Condition Timing	
Transmission	322
Multi-Master Communication, Bus Collisi	on and Arbitra
tion	
Multi-Master Mode	326
Opera <u>tion</u>	
Read/Write Bit Information (R/W Bit)	301, 304
Registers	
Serial Clock (RC3/REFO//SCL/SCK)	304
Slave Mode	301
Address Masking Modes	
5-Bit	302
7-Bit	
Addressing	
Reception	
Transmission	304
Sleep Operation	
Stop Condition Timing	325
ID Locations	457 482
Idle Modes	
INCF	504
INCFSZ	
In-Circuit Debugger	
In-Circuit Serial Programming (ICSP)	
Indexed Literal Offset Addressing	
and Standard PIC18 Instructions	530
Indexed Literal Offset Mode	530
Indirect Addressing	124
INFSNZ	
Initialization Conditions for all Registers	
Instruction Cycle	106
Instruction Cycle Clocking Scheme	106 106
Instruction Cycle Clocking Scheme	106 106
Instruction Cycle Clocking Scheme Flow/Pipelining	106 106 106
Instruction Cycle Clocking Scheme Flow/Pipelining Instruction Set.	
Instruction Cycle Clocking Scheme Flow/Pipelining	
Instruction Cycle Clocking Scheme Flow/Pipelining Instruction Set.	
Instruction Cycle Clocking Scheme Flow/Pipelining Instruction Set ADDLW ADDWF	106 106 106 483 489 489
Instruction Cycle Clocking Scheme Flow/Pipelining Instruction Set ADDLW ADDWF ADDWF (Indexed Literal Offset Mode)	
Instruction Cycle Clocking Scheme Flow/Pipelining Instruction Set ADDLW ADDWF	
Instruction Cycle Clocking Scheme Flow/Pipelining Instruction Set ADDLW ADDWF ADDWF (Indexed Literal Offset Mode) ADDWFC	
Instruction Cycle Clocking Scheme Flow/Pipelining Instruction Set ADDLW ADDWF ADDWF (Indexed Literal Offset Mode) ADDWFC ANDLW	
Instruction Cycle Clocking Scheme Flow/Pipelining Instruction Set ADDLW ADDWF ADDWF (Indexed Literal Offset Mode) ADDWFC ANDLW ANDLW	
Instruction Cycle Clocking Scheme Flow/Pipelining Instruction Set ADDLW ADDWF ADDWF (Indexed Literal Offset Mode) ADDWFC ANDLW ANDLW	
Instruction Cycle Clocking Scheme Flow/Pipelining Instruction Set ADDLW ADDWF ADDWF (Indexed Literal Offset Mode) ADDWFC ANDLW ANDLW ANDWF BC	
Instruction Cycle Clocking Scheme Flow/Pipelining Instruction Set ADDLW ADDWF ADDWF (Indexed Literal Offset Mode) ADDWFC ANDLW ANDLW BC BCF	
Instruction Cycle Clocking Scheme Flow/Pipelining Instruction Set ADDLW ADDWF ADDWF (Indexed Literal Offset Mode) ADDWFC ANDLW ANDLW ANDWF BC	
Instruction Cycle Clocking Scheme Flow/Pipelining Instruction Set ADDLW ADDWF (Indexed Literal Offset Mode) ADDWF (Indexed Literal Offset Mode) ADDWFC ANDLW ANDLW BC BCF BN	
Instruction Cycle Clocking Scheme	
Instruction Cycle Clocking Scheme Flow/Pipelining Instruction Set ADDLW ADDWF (Indexed Literal Offset Mode) ADDWF (Indexed Literal Offset Mode) ADDWFC ANDLW ANDLW BC BCF BN	
Instruction Cycle Clocking Scheme	
Instruction Cycle	
Instruction Cycle Clocking Scheme	
Instruction Cycle	
Instruction Cycle Clocking Scheme	
Instruction Cycle	
Instruction Cycle Clocking Scheme	
Instruction Cycle	106 106 106 483 489 489 531 490 490 490 491 491 491 492 492 493 493 493 493 494 494 494 494 495 531 496 495 531
Instruction Cycle	106 106 106 483 489 489 531 490 490 490 491 491 491 492 492 493 493 493 493 494 494 494 494 495 531 496 495 531
Instruction Cycle	106 106 106 483 489 489 531 490 490 490 491 491 491 492 492 493 493 493 493 494 494 494 494 494 495 531 496 495 531 496 497 498 498 499
Instruction Cycle	106 106 106 483 489 489 531 490 490 491 491 491 492 492 492 493 493 493 493 494 494 494 494 495 531 531 496 495 531 531
Instruction Cycle	106 106 106 483 489 489 531 490 490 491 491 491 492 492 492 493 493 493 493 494 494 494 494 495 531 531 496 495 531 531
Instruction Cycle	106 106 106 483 489 489 531 490 490 491 491 491 492 492 492 493 493 493 493 493 494 494 494 494 495 531 531 496 495 531 496 495 531 531 496 495 551 531 496 497 498 499 500 500 500
Instruction Cycle	106 106 106 483 489 489 531 490 490 491 491 491 492 492 492 493 493 493 493 493 494 494 494 494 495 531 495 531 496 495 531 496 497 495 531 496 497 498 499 500 500 500

DAW	502
DCFSNZ	503
DECF	
DECFSZ	503
Extended Instructions	
Considerations when Enabling	530
Syntax	525
Use with MPLAB IDE Tools	
General Format	
GOTO	
INCF	
INCFSZ	
INFSNZ	
IORLW	
IORWF	
LFSR	
MOVF	
MOVFF	
MOVLB	
MOVLW	
MOVWF	
MULLW	
MULWF	
NEGF	
NOP	
Opcode Field Descriptions	
POP	
PUSH	
RCALL	
RESET	
RETFIE	
RETLW	
RETURN	
RLCF	
RLNCF	
RRCF	
RRNCF	
SETF	
SETF (Indexed Literal Offset Mode)	
SLEEP Standard Instructions	
SUBFWB	
SUBLW SUBWF	
SUBWFB SWAPF	
TBLRD	
TBLWT	
TSTFSZ	
XORLW	
XORWF	
INTCON Register	
RBIF Bit	177
Inter-Integrated Circuit. See I ² C.	
Internal Oscillator Block	60
INTIO Modes	
INTOSC Frequency Drift	
INTOSC Output Frequency	
INTPLL Modes	
Internal RC Oscillator	
Use with WDT	
Internal Voltage Regulator Specifications	
Internet Address	
Interrupt Sources	
A/D Conversion Complete	

Capture Complete (CCP)	. 258
Capture Complete (ECCP)	. 269
Compare Complete (CCP)	
Compare Complete (ECCP)	
ECAN Module	. 453
Interrupt-on-Change (RB7:RB4)	. 177
TMR0 Overflow	. 207
TMR1 Overflow	. 215
TMR2 to PR2 Match (PWM)	. 262
TMR3 Overflow	
TMRx Overflow	. 232
Interrupts	. 147
Associated Registers	. 169
During, Context Saving	
INTx Pin	. 168
PORTB, Interrupt-on-Change	. 168
TMR0	. 168
Interrupts, Flag Bits	
Interrupt-on-Change (RB7:RB4) Flag (RBIF Bit) INTOSC. See Internal Oscillator Block.	. 177
IORLW	506
IORWF	

## L

LFSR	507
Listen Only Mode	
Loopback Mode	438

### Μ

Master Clear Reset (MCLR)	81
Master Synchronous Serial Port (MSSP). See MSSP.	
Memory Organization	101
Data Memory	108
Program Memory	101
Memory Programming Requirements	558
Microchip Internet Web Site	617
Migration to PIC18F66K80	602
MOVF	507
MOVFF	508
MOVLB	508
MOVLW	509
MOVSF	527
MOVSS	528
MOVWF	
MPLAB ASM30 Assembler, Linker, Librarian	534
MPLAB Integrated Development Environment Software	
MPLAB PM3 Device Programmer	
MPLAB REAL ICE In-Circuit Emulator System	535
MPLINK Object Linker/MPLIB Object Librarian	534
MSSP	
ACK Pulse	, 304
I ² C Mode. See I ² C Mode.	
Module Overview	
SPI Master/Slave Connection	291
MULLW	510
MULWF	510
Ν	
NEGF	511
NOP	
Normal Operation Mode	
Notable Differences Between PIC18F66K80 and PIC18F	<del>-</del> 50
recable billerences betweent to tor outdo and FIC for	-000

### 0

On Chin Vallana Degulatan	474
On-Chip Voltage Regulator	
Oscillator Configuration	51
EC	51
ECIO	
HS	
Internal Oscillator Block	
INTIO1	
INTIO2	
LP	
RC	
RCIO	
XT	
Oscillator Selection	
Oscillator Start-up Timer (OST)	
Oscillator Switching	
Oscillator Transitions	
Oscillator, Timer1	
Oscillator, Timer3	

## Ρ

P1A/P1B/P1C/P1D.See Enhanced Capture/Compare		
(ECCP)	2	271
Packaging	5	581
Details	5	583
Marking		
Parallel Slave Port (PSP)	1	92
Associated Registers		
PORTD	1	92
Pin Functions		
(Overline)MCLR/RE3		24
AVDD		43
AVss		43
MCLR/RE3		18
MCLR/RE3		33
OSC1/CLKIN/RA718,	24,	33
OSC2/CLKOUT/RA618,	24,	33
RA0/CVREF/AN0/ULPWU	19,	25
RA0/CVREF/AN0/ULPWU		34
RA1/AN1		
RA1/AN1/C1INC	25,	34
RA2/REF-/AN2		19
RA2/VREF-/AN2//C2INC		34
RA2/VREF-/AN2/C2INC		25
RA3/Vref+/AN3	19,	25
RA3/Vref+/AN3		
RA5/AN4/C2INB/HLVDIN/T1CKI/SS/CTMUI		
RA5/AN4/HLVDIN/T1CKI/SS		
RB0/AN10/C1INA/FLT0/INT0		
RB0/AN10/FLT0/INT0	26,	35
RB1/AN8/C1INB/P1B/CTDIN/INT1		20
RB1/AN8/CTDIN/INT1		
RB2/CANTX/C1OUT/P1C/CTED1/INT2		
RB2/CANTX/CTED1/INT2	26,	35
RB3/CANRX/C2OUT/P1D/CTED2/INT3		
RB3/CANRX/CTED2/INT3		
RB4/AN9/C2INA/ECCP1/P1A/CTPLS/KBI0		
RB4/AN9/CTPLS/KBI0		
RB5/T0CKI/T3CKI/CCP5/KBI121,	26,	35
RB6/PGC/KBI2		
RB6/PGC/TX2/CK2/KBI2		21
RB7/PGD/T3G/KBI3	,	
RB7/PGD/T3G/RX2/DT2/KBI3		21
RC0/SOSCO/SCLKI	28,	37
RC1/SOSC		28

	RC1/SOSCI		22	27
	RC2/T1G/CCP2			
	RC3/REFO/SCL/SCK			
	RC4/SDA/SDI			
	RC5/SDO			
	RC6/CANTX/TX1/CK1/CCP3		22,	28
	RC6/CCP3		· · · · ·	37
	RC7/CANRX/RX1/DT1/CCP4			
	RC7/CCP4			
	RD0/C1INA/PSP0			
	RD1/C1INB/PSP1			
	RD2/C2INA/PSP2			
	RD3/C2INB/CTMUI/PSP3		30,	38
	RD4/ECCP1/P1A/PSP4		30,	38
	RD5/P1B/PSP5		30.	38
	RD6/P1C/PSP6		,	39
	RD6/TX2/CK2/P1C/PSP6			
	RD7/P1D/PSP7			
	RD7/RX2/DT2/P1D/PSP7			
	RE0/AN5/RD			
	RE1/AN6/C1OUT/wr		31,	40
	RE2/AN7/C2OUT/CS		31,	40
	RE4/CANRX			40
	RE5/CANTX			
	RE6/RX2/DT2			
	RE7/TX2/CK2			
	RF0/MDMIN			
	RF1			
	RF2/MDCIN1			41
	RF3			41
	RF4/MDCIN2			41
	RF5			
	RF6/MDOUT.			
	RF7			
	RG0/RX1/DT1			4/
	RG1/CANTX2			42
	RG2/T3CKI			42 42
				42 42
	RG2/T3CKI			42 42 42
	RG2/T3CKI RG3/TX1/CK1		· · · · · · · · · · · · · · · · · · ·	42 42 42 42
	RG2/T3CKI RG3/TX1/CK1 RG4/T0CKI VDD			42 42 42 42 43
	RG2/T3CKI RG3/TX1/CK1 RG4/T0CKI VDD VDDCORE/VCAP	23,	32, 32,	42 42 42 42 43 43
DLI	RG2/T3CKI RG3/TX1/CK1 RG4/T0CKI VDD	23,	32, 32,	42 42 42 42 43 43
PLL	RG2/T3CKI RG3/TX1/CK1 RG4/T0CKI VDD VDDCORE/VCAP VSS	23, 23,	32, 32, 32, 32,	42 42 42 43 43 43
PLL	RG2/T3CKI	23, 23,	32, 32, 32, 32,	42 42 42 43 43 43 59
PLL	RG2/T3CKI RG3/TX1/CK1 RG4/T0CKI VDD VDDCORE/VCAP VSS Frequency Multiplier HSPLL and ECPLL Oscillator Modes	23, 23,	32, 32, 32, 32,	42 42 42 43 43 43 59 59
	RG2/T3CKI RG3/TX1/CK1 RG4/T0CKI VDD VDDCORE/VCAP VSS Frequency Multiplier HSPLL and ECPLL Oscillator Modes Use with HF-INTOSC	23, 23,	32, 32, 32,	42 42 42 43 43 43 43 59 59 59
	RG2/T3CKI RG3/TX1/CK1 RG4/T0CKI VDD VDDCORE/VCAP VSS Frequency Multiplier HSPLL and ECPLL Oscillator Modes	23, 23,	32, 32, 32,	42 42 42 43 43 43 43 59 59 59
PLL	RG2/T3CKI RG3/TX1/CK1 RG4/T0CKI VDD VDDCORE/VCAP VSS Frequency Multiplier HSPLL and ECPLL Oscillator Modes Use with HF-INTOSC	23, 23,	32, 32, 32, 32,	42 42 42 43 43 43 59 59 59 84
PLL POP	RG2/T3CKI RG3/TX1/CK1 RG4/T0CKI VDD VDDCORE/VCAP Vss Frequency Multiplier HSPLL and ECPLL Oscillator Modes Use with HF-INTOSC Lock Time-out	23, 23,	32, 32, 32, 32,	42 42 42 43 43 43 59 59 59 84
PLL POP POR	RG2/T3CKI RG3/TX1/CK1 RG4/T0CKI VDD VDDCORE/VCAP Vss Frequency Multiplier HSPLL and ECPLL Oscillator Modes Use with HF-INTOSC Lock Time-out	23, 23,	32, 32, 32, 32,	42 42 42 43 43 43 59 59 59 84
PLL POP	RG2/T3CKI RG3/TX1/CK1 RG4/T0CKI VDD VDDCORE/VCAP VSS Frequency Multiplier HSPLL and ECPLL Oscillator Modes Use with HF-INTOSC Lock Time-out S. See Power-on Reset.	23, 23,	32, 32, 32, 32,	42 42 42 43 43 43 59 59 59 59 84 512
PLL POP POR	RG2/T3CKI RG3/TX1/CK1 RG4/T0CKI VDD VDDCORE/VCAP VSS Frequency Multiplier HSPLL and ECPLL Oscillator Modes Use with HF-INTOSC Lock Time-out Sc. See Power-on Reset. TA Associated Registers	23, 23,	32, 32, 32, 32, 	42 42 42 43 43 43 59 59 59 84 512
PLL POP POR	RG2/T3CKI RG3/TX1/CK1 RG4/T0CKI VDD VDDCORE/VCAP VSS Frequency Multiplier HSPLL and ECPLL Oscillator Modes Use with HF-INTOSC Lock Time-out S. See Power-on Reset. RTA Associated Registers LATA Register	23, 23,	32, 32, 32, 32,  5	42 42 42 43 43 43 59 59 59 84 12 76 75
PLL POP POR	RG2/T3CKI RG3/TX1/CK1 RG4/T0CKI VDD VDDCORE/VCAP VSS Frequency Multiplier HSPLL and ECPLL Oscillator Modes Use with HF-INTOSC Lock Time-out C. See Power-on Reset. TA Associated Registers LATA Register PORTA Register	23, 23,	32, 32, 32, 32, 5	42 42 42 43 43 43 59 59 59 84 512 76 75 75
PLL POP POR	RG2/T3CKI RG3/TX1/CK1 RG4/T0CKI VDD VDDCORE/VCAP VSS Frequency Multiplier HSPLL and ECPLL Oscillator Modes Use with HF-INTOSC Lock Time-out S. See Power-on Reset. RTA Associated Registers LATA Register	23, 23,	32, 32, 32, 32, 5	42 42 42 43 43 43 59 59 59 84 512 76 75 75
PLL POP POR	RG2/T3CKI RG3/TX1/CK1 RG4/T0CKI VDD VDDCORE/VCAP VSS Frequency Multiplier HSPLL and ECPLL Oscillator Modes Use with HF-INTOSC Lock Time-out Sc. See Power-on Reset. TA Associated Registers LATA Register PORTA Register TRISA Register.	23, 23,	32, 32, 32, 32, 5	42 42 42 43 43 43 59 59 59 84 512 76 75 75
PLL POP POR POR	RG2/T3CKI RG3/TX1/CK1 RG4/T0CKI VDD VDDCORE/VCAP VSS Frequency Multiplier HSPLL and ECPLL Oscillator Modes Use with HF-INTOSC Lock Time-out Sc. See Power-on Reset. TA Associated Registers LATA Register PORTA Register TRISA Register.	23, 23,		42 42 42 43 43 59 59 59 84 52 76 75 75
PLL POP POR POR	RG2/T3CKI RG3/TX1/CK1 RG4/T0CKI VDD VDDCORE/VCAP VSS Frequency Multiplier HSPLL and ECPLL Oscillator Modes Use with HF-INTOSC Lock Time-out C. See Power-on Reset. TA Associated Registers LATA Register PORTA Register TRISA Register. TB Associated Registers	23, 23,		42 42 42 43 43 59 59 84 59 59 84 76 75 75 80
PLL POP POR POR	RG2/T3CKI RG3/TX1/CK1 RG4/T0CKI VDD VDDCORE/VCAP VSS Frequency Multiplier HSPLL and ECPLL Oscillator Modes Use with HF-INTOSC Lock Time-out C. See Power-on Reset. TA Associated Registers LATA Register PORTA Register TRISA Register TRISA Register TB Associated Registers LATB Register	23, 23,		42 42 42 43 43 59 59 59 84 52 75 75 75 80 77
PLL POP POR POR	RG2/T3CKI RG3/TX1/CK1 RG4/T0CKI VDD VDDCORE/VCAP VSS Frequency Multiplier HSPLL and ECPLL Oscillator Modes Use with HF-INTOSC Lock Time-out S. See Power-on Reset. TA Associated Registers LATA Register PORTA Register TRISA Register TRISA Register TB Associated Registers LATB Register PORTB Register PORTB Register	23, 23,		42 42 42 43 43 59 59 59 84 52 75 75 75 75 80 77 77
PLL POP POR POR	RG2/T3CKI RG3/TX1/CK1 RG4/T0CKI VDD VDDCORE/VCAP VSS Frequency Multiplier HSPLL and ECPLL Oscillator Modes Use with HF-INTOSC Lock Time-out C. See Power-on Reset. CTA Associated Registers LATA Register PORTA Register TRISA Register TRISA Register TB Associated Registers LATB Register PORTB Register PORTB Register PORTB Register RB7:RB4 Interrupt-on-Change Flag (RBIF Bit)	23, 23,	32, 32, 32, 32,  5  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1 	42 42 42 43 43 43 59 59 84 75 75 75 75 75 80 77 77 77
PLL POP POR POR	RG2/T3CKI RG3/TX1/CK1 RG4/T0CKI VDD VDDCORE/VCAP VSS Frequency Multiplier HSPLL and ECPLL Oscillator Modes Use with HF-INTOSC Lock Time-out <i>S. See</i> Power-on Reset. CTA Associated Registers LATA Register PORTA Register TRISA Register TRISA Register TB Associated Registers LATB Register PORTB Register PORTB Register RB7:RB4 Interrupt-on-Change Flag (RBIF Bit) TRISB Register	23, 23,	32, 32, 32, 32,  5  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1 	42 42 42 43 43 43 59 59 84 75 75 75 75 75 80 77 77 77
PLL POP POR POR	RG2/T3CKI RG3/TX1/CK1 RG4/T0CKI VDD VDDCORE/VCAP VSS Frequency Multiplier HSPLL and ECPLL Oscillator Modes Use with HF-INTOSC Lock Time-out C. See Power-on Reset. CTA Associated Registers LATA Register PORTA Register TRISA Register TRISA Register TRISA Register CTB Associated Registers LATB Register PORTB Register RB7:RB4 Interrupt-on-Change Flag (RBIF Bit) TRISB Register. CTC	23, 23, 23,		42 42 42 43 43 43 59 59 84 75 75 75 75 80 77 77 77 77
PLL POP POR POR	RG2/T3CKI RG3/TX1/CK1 RG4/T0CKI VDD VDDCORE/VCAP VSS Frequency Multiplier HSPLL and ECPLL Oscillator Modes Use with HF-INTOSC Lock Time-out C. See Power-on Reset. TA Associated Registers LATA Register PORTA Register TRISA Register TRISA Register TRISA Register TRISA Register TRISA Register TRISA Register TRISA Register CTB Associated Registers LATB Register RB7:RB4 Interrupt-on-Change Flag (RBIF Bit) TRISB Register CC Associated Registers	23, 23,		42 42 42 43 43 43 59 59 59 84 52 75 75 75 75 75 77 77 77 77 83
PLL POP POR POR	RG2/T3CKI RG3/TX1/CK1 RG4/T0CKI VDD VDDCORE/VCAP VSS Frequency Multiplier HSPLL and ECPLL Oscillator Modes Use with HF-INTOSC Lock Time-out Cock Time-out Co	23, 23,		42 42 42 43 43 43 59 59 84 52 75 75 75 77 77 77 77 83 81
PLL POP POR POR	RG2/T3CKI RG3/TX1/CK1 RG4/T0CKI VDD VDDCORE/VCAP VSS Frequency Multiplier HSPLL and ECPLL Oscillator Modes Use with HF-INTOSC Lock Time-out C. See Power-on Reset. CTA Associated Registers LATA Register PORTA Register TRISA Register TRISA Register TRISA Register PORTB Register PORTB Register PORTB Register PORTB Register RB7:RB4 Interrupt-on-Change Flag (RBIF Bit) TRISB Register RTC Associated Registers LATC Register PORTC Register PORTC Register	23, 23,	32, 32, 32, 32, 1 1 1 1 1 1 1 1	42 42 42 43 43 59 59 84 59 59 84 50 75 75 75 75 77 77 77 77 83 81 81
PLL POP POR POR	RG2/T3CKI RG3/TX1/CK1 RG4/T0CKI VDD VDDCORE/VCAP VSS Frequency Multiplier HSPLL and ECPLL Oscillator Modes Use with HF-INTOSC Lock Time-out Cock Time-out Co	23, 23,	32, 32, 32, 32, 1 1 1 1 1 1 1 1	42 42 42 43 43 59 59 84 59 59 84 50 75 75 75 75 77 77 77 77 83 81 81

TRISC Register
Associated Registers
LATD Register
PORTD Register
TRISD Register
PORTE 100
Associated Registers
LATE Register
PORTE Register
RE0/AN5/RD Pin192
RE1/AN6/C1OUT/WR Pin192
RE2/AN7/C2OUT/CS Pin192
TRISE Register 187
PORTF
Associated Registers 189
LATF Register189
PORTF Register189
TRISF Register
PORTG
Associated Registers 191
LATG Register
PORTG Register
TRISG Register
Power-Managed Modes
and EUSART Operation
and PWM Operation
and SPI Operation
Clock Transitions and Status Indicators
Entering
by Interrupt76
by Reset
by WDT Time-out76
by WDT Time-out76 Without an Oscillator Start-up Delay76
by WDT Time-out76 Without an Oscillator Start-up Delay76 Idle Modes70
by WDT Time-out
by WDT Time-out.76Without an Oscillator Start-up Delay.76Idle Modes70PRI_IDLE71RC_IDLE71RC_IDLE71Multiple Sleep Commands66Run Modes.66RC_RUN67SEC_RUN66Selecting65Sleep Mode70OSC1 and OSC2 Pin States63Summary (table)65Power-on Reset (POR)81Oscillator Start-up Timer (OST)84Power-up Delays63Prescaler, Capture258Prescaler, Timer0207Prescaler, Timer2263PRI_RUN Mode66Program Counter (PC)103PCL, PCH and PCU Registers103Program Memory103Program Memory480
by WDT Time-out

Hard Memory Vectors 10	
Instructions 10	)7
Two-Word 10	)7
Interrupt Vector 10	
Look-up Tables 10	
Memory Maps 10	
Hard Vectors10	
Reset Vector 10	
Program Verification and Code Protection	
Associated Registers	
Programming, Device Instructions	33
PSP.See Parallel Slave Port.	
Pulse-Width Modulation. See PWM (CCP Module).	
PUSH	
PUSH and POP Instructions	
PUSHL	28
PWM (CCP Module)	
Associated Registers	
Duty Cycle	
Example Frequencies/Resolutions	
Period	
TMR2 to PR2 Match	
PWM (ECCP Module)	2
Effects of a Reset	25
Operation in Power-Managed Modes	
Operation with Fail-Safe Clock Monitor	
Pulse Steering Mode	
Steering Synchronization	
PWM Mode. See Enhanced Capture/Compare/PWM 27	
	·
Q	
Q Clock	63
D	
R	
RAM. See Data Memory.	
RAM. See Data Memory. RC_IDLE Mode7	
RAM. See Data Memory. RC_IDLE Mode7 RC_RUN Mode6	67
RAM. See Data Memory. RC_IDLE Mode	67
RAM. See Data Memory. RC_IDLE Mode	67   3
RAM. See Data Memory. RC_IDLE Mode	87 13 87
RAM. See Data Memory. RC_IDLE Mode	87 13 87 18
RAM. See Data Memory. RC_IDLE Mode	67 13 87 18
RAM. See Data Memory. RC_IDLE Mode	67 13 87 18 55 61
RAM. See Data Memory. RC_IDLE Mode	67 13 87 18 55 61
RAM. See Data Memory.         RC_IDLE Mode	67 13 87 18 55 61
RAM. See Data Memory. RC_IDLE Mode	57 13 37 18 55 51 10 21
RAM. See Data Memory. RC_IDLE Mode	57 13 37 18 55 10 21 58
RAM. See Data Memory.         RC_IDLE Mode	57 13 37 18 55 10 21 58 59
RAM. See Data Memory.         RC_IDLE Mode	57 13 37 18 55 51 10 21 58 59 50
RAM. See Data Memory.         RC_IDLE Mode	57 13 37 18 55 10 21 58 59 50 =
RAM. See Data Memory.         RC_IDLE Mode	37 37 37 37 37 37 37 37
RAM. See Data Memory.         RC_IDLE Mode	37 37 37 37 37 37 37 37
RAM. See Data Memory.         RC_IDLE Mode	37 $37$ $37$ $37$ $38$ $55$ $310$ $21$ $38$ $390$ $= 32$ M22 $0$
RAM. See Data Memory.         RC_IDLE Mode	37       37       13       37       18       55       10       12       38       39       30       =       32       M32       0)       =       32       30       =       32       30       =       32       M32       0)       =       32       33       33       33       34       34       35       35       31       35       31       35       35       35       35       35       35       35       35       35       35       36       35       36       35       36       36       36       36       36       36       36       36       36       36       36       36       36       36       36       36       36       36       36       36       36       36       36       36       36       36       36       36       36       36       36       36       36       36       36       36       36       36       36       36       36       36       36       36       36       36       36       36       36       36       36       36       36       36       36       36       36       36       36       36       36       36
RAM. See Data Memory.         RC_IDLE Mode	37 $37$ $13$ $37$ $18$ $55$ $10$ $12$ $12$ $12$ $12$ $12$ $12$ $12$ $12$
RAM. See Data Memory.         RC_IDLE Mode	37 $37$ $13$ $37$ $18$ $55$ $10$ $21$ $38$ $39$ $30$ $=$ $32$ M $32$ $0)$ $=$ $33$ $33$
RAM. See Data Memory.         RC_IDLE Mode	37 $37$ $13$ $37$ $18$ $55$ $10$ $10$ $21$ $38$ $39$ $30$ $=$ $22$ M $20$ $)$ $=$ $33$ $33$ $34$
RAM. See Data Memory.         RC_IDLE Mode	37 $37$ $37$ $18$ $53$ $10$ $10$ $839$ $30$ $= 32$ $M20$ $= 333436$
RAM. See Data Memory.         RC_IDLE Mode	37       3       8       5       5       10       10       10       10       10       10       10       10       10       10       10       10       10       10       10       10       10       10       10       10       10       10       10       10       10       10       10       10       10       10       10       10       10       10       10       10       10       10       10       10       10       10       10       10       10       10       10       10       10       10       10       10       10       10       10       10       10       10       10       10       10       10       10       10       10       10       10       10       10       10       10       10       10       10       10       10       10       10       10       10       10       10       10       10       10       10       10       10       10       10       10       10       10       10       10       10       10       10       10       10       10       10       10       10       10       10       10       10<
RAM. See Data Memory.         RC_IDLE Mode	37       3       78       55       10       10       10       10       10       10       10       10       10       10       10       10       10       10       10       10       10       10       10       10       10       10       10       10       10       10       10       10       10       10       10       10       10       10       10       10       10       10       10       10       10       10       10       10       10       10       10       10       10       10       10       10       10       10       10       10       10       10       10       10       10       10       10       10       10       10       10       10       10       10       10       10       10       10       10       10       10       10       10       10       10       10       10       10       10       10       10       10       10       10       10       10       10       10       10       10       10       10       10       10       10       10       10       10       10       10       10       10
RAM. See Data Memory.         RC_IDLE Mode	373       37855101       3890 = 2M20       = 33346734         400       200       200       = 33346734

BnDLC (TX/RX Buffer n Data Length Code in Transmit Mode)420
BnDm (TX/RX Buffer n Data Field Byte m in Receive
Mode)418 BnDm (TX/RX Buffer n Data Field Byte m in Transmit
Mode)418 BnEIDH (TX/RX Buffer n Extended Identifier, High Byte
in Receive Mode)417 BnEIDH (TX/RX Buffer n Extended Identifier, High Byte
in Transmit Mode)417 BnEIDL (TX/RX Buffer n Extended Identifier, Low Byte in
Receive Mode)
BnSIDH (TX/RX Buffer n Standard Identifier, High Byte
in Receive Mode)415 BnSIDH (TX/RX Buffer n Standard Identifier, High Byte
in Transmit Mode)
BnSIDL (TX/RX Buffer n Standard Identifier, Low Byte in
Receive Mode)
BRGCON1 (Baud Rate Control 1)
BRGCON2 (Baud Rate Control 2)
BSEL0 (Buffer Select 0)
CANCON (CAN Control)
CANSTAT (CAN Status)
CCP1CON (Enhanced Capture/Compare/PWM1 Con-
trol)
CCPPRxL (CCPx Period Low Byte)
CCPRxH (CCPx Period High Byte)255 CCPTMRS (CCP Timer Select)254, 267
CCPxCON (CCPx Control, CCP2-CCP5)
CIOCON (CAN I/O Control) 433
CMSTAT (Comparator Status)
CMxCON (Comparator Control x)
COMSTAT (CAN Communication Status)
CONFIG1H (Configuration 1 High)
CONFIG1L (Configuration 1 Low)459 CONFIG2H (Configuration 2 High)462
CONFIG2H (Configuration 2 High)
CONFIG3H (Configuration 3 High)
CONFIG4L (Configuration 4 Low)
CONFIG5H (Configuration 5 High) 466
CONFIG5L (Configuration 5 Low)
CONFIG6H (Configuration 6 High) 468
CONFIG6L (Configuration 6 Low)467 CONFIG7H (Configuration 7 High)470
CONFIG7E (Configuration 7 Figh)
CTMUCONH (CTMU Control High)
CTMUCONL (CTMU Control Low)
CTMUICON (CTMU Current Control) 238
CVRCON (Comparator Voltage Reference Control). 381
DEVID1 (Device ID 1)
DEVID2 (Device ID 2)471 ECANCON (Enhanced CAN Control)398
ECCP1AS (ECCP1 Auto-Shutdown Control)
ECCP1DEL (Enhanced PWM Control)
EECON1 (Data EEPROM Control 1)
EECON1 (EEPROM Control 1) 131
HLVDCON (High/Low-Voltage Detect Control)
INTCON (Interrupt Control)
INTCON2 (Interrupt Control 2)150 INTCON3 (Interrupt Control 3)151
IOCB (Interrupt-on-Change PORTB Control)
IPR1 (Peripheral Interrupt Priority 1)
IPR2 (Peripheral Interrupt Priority 2) 163
IPR3 (Peripheral Interrupt Priority 3)164

IDDA (Deripheral Interrupt Driority A)		-
IPR4 (Peripheral Interrupt Priority 4)	16	5
IPR5 (Peripheral Interrupt Priority 5) 10	66 43	6
MDCARH (Modulation High Carrier Control)	20	3
MDCARL (Modulation Low Carrier Control)	20	4
MDCON (Modulation Control Register)	20	1
MDSRC (Modulation Source Control)	20	2
MSEL0 (Mask Select 0)	42	6
MSEL1 (Mask Select 1)	42	7
MSEL2 (Mask Select 2)		
MSEL3 (Mask Select 3)	42	9
ODCON (Peripheral Open-Drain Control)		
OSCCON (Oscillator Control)	5	3
OSCCON2 (Oscillator Control 2)		
OSCTUNE (Oscillator Tuning)	5	5
PADCFG1 (Pad Configuration)		
PIE1 (Peripheral Interrupt Enable 1)	15	7
PIE2 (Peripheral Interrupt Enable 2)		
PIE3 (Peripheral Interrupt Enable 3)	15	9
PIE4 (Peripheral Interrupt Enable 4)		
PIE5 (Peripheral Interrupt Enable 5) 10	61 43	5
PIR1 (Peripheral Interrupt Request (Flag) 1)	15	2
PIR2 (Peripheral Interrupt Request (Flag) 2)	15	3
PIR3 (Peripheral Interrupt Request (Flag) 3)	15	4
PIR4 (Peripheral Interrupt Request (Flag) 4)	15	5
PIR5 (Peripheral Interrupt Request (Flag) 5) 1	56, 43	4
PMD0 (Peripheral Module Disable 0)		
PMD1 (Peripheral Module Disable 1)	/	4
PMD2 (Peripheral Module Disable 2)	7	3
PSPCON (Parallel Slave Port Control)		
PSTR1CON (Pulse Steering Control)	28	3
RCON (Reset Control)		
RCSTAx (Receive Status and Control)	33	5
REFOCON (Reference Oscillator Control)		
		2
RXB0CON (Receive Buffer 0 Control)	40	6
RXB0CON (Receive Buffer 0 Control) RXB1CON (Receive Buffer 1 Control)	40 40	6 8
RXB0CON (Receive Buffer 0 Control) RXB1CON (Receive Buffer 1 Control)	40 40	6 8
RXB0CON (Receive Buffer 0 Control) RXB1CON (Receive Buffer 1 Control) RXBnDLC (Receive Buffer n Data Length Code).	40 40 41	6 8 1
RXB0CON (Receive Buffer 0 Control) RXB1CON (Receive Buffer 1 Control) RXBnDLC (Receive Buffer n Data Length Code). RXBnDm (Receive Buffer n Data Field Byte m)	40 40 41 41	6 8 1 1
RXB0CON (Receive Buffer 0 Control) RXB1CON (Receive Buffer 1 Control) RXBnDLC (Receive Buffer n Data Length Code). RXBnDm (Receive Buffer n Data Field Byte m)	40 40 41 41	6 8 1 1
RXB0CON (Receive Buffer 0 Control) RXB1CON (Receive Buffer 1 Control) RXBnDLC (Receive Buffer n Data Length Code). RXBnDm (Receive Buffer n Data Field Byte m) RXBnEIDH (Receive Buffer n Extended Identifie	40 40 41 41 er, Hig	6 8 1 1 h
RXB0CON (Receive Buffer 0 Control) RXB1CON (Receive Buffer 1 Control) RXBnDLC (Receive Buffer n Data Length Code). RXBnDm (Receive Buffer n Data Field Byte m) RXBnEIDH (Receive Buffer n Extended Identifie Byte)	40 40 41 41 er, Hig 41	6 8 1 1 h 0
RXB0CON (Receive Buffer 0 Control) RXB1CON (Receive Buffer 1 Control) RXBnDLC (Receive Buffer n Data Length Code). RXBnDm (Receive Buffer n Data Field Byte m) RXBnEIDH (Receive Buffer n Extended Identifie Byte)	40 40 41 41 er, Hig 41	6 8 1 1 h 0
RXB0CON (Receive Buffer 0 Control) RXB1CON (Receive Buffer 1 Control) RXBnDLC (Receive Buffer n Data Length Code). RXBnDm (Receive Buffer n Data Field Byte m) RXBnEIDH (Receive Buffer n Extended Identifie Byte) RXBnEIDL (Receive Buffer n Extended Identifie	40 40 41 41 er, Hig 41 er, Lov	6 8 1 h 0 N
RXB0CON (Receive Buffer 0 Control) RXB1CON (Receive Buffer 1 Control) RXBnDLC (Receive Buffer n Data Length Code). RXBnDm (Receive Buffer n Data Field Byte m) RXBnEIDH (Receive Buffer n Extended Identifie Byte) RXBnEIDL (Receive Buffer n Extended Identifie Byte)	40 40 41 er, Hig 41 er, Lov 41	6 8 1 h 0 v 0
RXB0CON (Receive Buffer 0 Control) RXB1CON (Receive Buffer 1 Control) RXBnDLC (Receive Buffer n Data Length Code). RXBnDm (Receive Buffer n Data Field Byte m) RXBnEIDH (Receive Buffer n Extended Identifie Byte) RXBnEIDL (Receive Buffer n Extended Identifie Byte)	40 40 41 er, Hig 41 er, Lov 41	6 8 1 h 0 v 0
RXB0CON (Receive Buffer 0 Control) RXB1CON (Receive Buffer 1 Control) RXBnDLC (Receive Buffer n Data Length Code). RXBnDm (Receive Buffer n Data Field Byte m) RXBnEIDH (Receive Buffer n Extended Identifie Byte) RXBnEIDL (Receive Buffer n Extended Identifie Byte) RXBnSIDH (Receive Buffer n Standard Identifie	40 40 41 er, Hig er, Hig er, Lov 41 er, Hig	6 8 1 1 h 0 <i>w</i> 0 h
RXB0CON (Receive Buffer 0 Control) RXB1CON (Receive Buffer 1 Control) RXBnDLC (Receive Buffer n Data Length Code). RXBnDm (Receive Buffer n Data Field Byte m) RXBnEIDH (Receive Buffer n Extended Identifie Byte) RXBnEIDL (Receive Buffer n Extended Identifie Byte) RXBnSIDH (Receive Buffer n Standard Identifie Byte)	40 40 41 er, Hig 41 er, Lov 41 er, Hig 40	6811h0w0h9
RXB0CON (Receive Buffer 0 Control) RXB1CON (Receive Buffer 1 Control) RXBnDLC (Receive Buffer n Data Length Code). RXBnDm (Receive Buffer n Data Field Byte m) RXBnEIDH (Receive Buffer n Extended Identifie Byte) RXBnEIDL (Receive Buffer n Extended Identifie Byte) RXBnSIDH (Receive Buffer n Standard Identifie Byte)	40 40 41 er, Hig 41 er, Lov 41 er, Hig 40	6811h0w0h9
RXB0CON (Receive Buffer 0 Control) RXB1CON (Receive Buffer 1 Control) RXBnDLC (Receive Buffer n Data Length Code). RXBnDm (Receive Buffer n Data Field Byte m) RXBnEIDH (Receive Buffer n Extended Identifie Byte) RXBnEIDL (Receive Buffer n Extended Identifie Byte) RXBnSIDH (Receive Buffer n Standard Identifie Byte) RXBnSIDL (Receive Buffer n Standard Identifie	40 40 41 er, Hig 41 er, Lov 41 er, Hig 40 er, Lov	6811h0w0h9w
RXB0CON (Receive Buffer 0 Control) RXB1CON (Receive Buffer 1 Control) RXBnDLC (Receive Buffer n Data Length Code). RXBnDm (Receive Buffer n Data Field Byte m) RXBnEIDH (Receive Buffer n Extended Identifie Byte) RXBnEIDL (Receive Buffer n Extended Identifie Byte) RXBnSIDH (Receive Buffer n Standard Identifie Byte) RXBnSIDL (Receive Buffer n Standard Identifie Byte)	40 40 41 er, Hig 41 er, Lov 41 er, Hig er, Hig er, Lov 41	6811h0v0h9v0
RXB0CON (Receive Buffer 0 Control) RXB1CON (Receive Buffer 1 Control) RXBnDLC (Receive Buffer n Data Length Code). RXBnDm (Receive Buffer n Data Field Byte m) RXBnEIDH (Receive Buffer n Extended Identifie Byte) RXBnEIDL (Receive Buffer n Extended Identifie Byte) RXBnSIDH (Receive Buffer n Standard Identifie Byte) RXBnSIDL (Receive Buffer n Standard Identifie Byte)	40 40 41 er, Hig 41 er, Lov 41 er, Hig er, Hig er, Lov 41	6811h0v0h9v0
RXB0CON (Receive Buffer 0 Control) RXB1CON (Receive Buffer 1 Control) RXBnDLC (Receive Buffer n Data Length Code). RXBnDm (Receive Buffer n Data Field Byte m) RXBnEIDH (Receive Buffer n Extended Identifie Byte) RXBnEIDL (Receive Buffer n Extended Identifie Byte) RXBnSIDH (Receive Buffer n Standard Identifie Byte) RXBnSIDL (Receive Buffer n Standard Identifie Byte) RXBnSIDL (Receive Buffer n Standard Identifie Byte)	40 40 41 er, Hig 41 er, Lov 41 er, Hig er, Lov er, Lov 41 41	6811h0w0h9w02
<ul> <li>RXB0CON (Receive Buffer 0 Control)</li> <li>RXB1CON (Receive Buffer 1 Control)</li> <li>RXBnDLC (Receive Buffer n Data Length Code).</li> <li>RXBnDm (Receive Buffer n Data Field Byte m)</li> <li>RXBnEIDH (Receive Buffer n Extended Identifie Byte)</li> <li>RXBnEIDL (Receive Buffer n Extended Identifie Byte)</li> <li>RXBnSIDH (Receive Buffer n Standard Identifie Byte)</li> <li>RXBnSIDL (Receive Firter Count)</li> <li>RXFBCONn (Receive Filter Buffer Control n)</li> </ul>	40 40 41 er, Hig 41 er, Lov 41 er, Lov er, Lov 41 41 42	6811h0w0h9w025
<ul> <li>RXB0CON (Receive Buffer 0 Control)</li> <li>RXB1CON (Receive Buffer 1 Control)</li> <li>RXBnDLC (Receive Buffer n Data Length Code).</li> <li>RXBnDm (Receive Buffer n Data Field Byte m)</li> <li>RXBnEIDH (Receive Buffer n Extended Identifie Byte)</li> <li>RXBnEIDL (Receive Buffer n Extended Identifie Byte)</li> <li>RXBnSIDH (Receive Buffer n Standard Identifie Byte)</li> <li>RXBnSIDL (Receive Firter Count)</li> <li>RXFBCONn (Receive Filter Buffer Control n)</li> </ul>	40 40 41 er, Hig 41 er, Lov 41 er, Lov er, Lov 41 41 42	6811h0w0h9w025
RXB0CON (Receive Buffer 0 Control) RXB1CON (Receive Buffer 1 Control) RXBnDLC (Receive Buffer n Data Length Code). RXBnDm (Receive Buffer n Data Field Byte m) RXBnEIDH (Receive Buffer n Extended Identifie Byte) RXBnEIDL (Receive Buffer n Extended Identifie Byte) RXBnSIDH (Receive Buffer n Standard Identifie Byte) RXBnSIDL (Receive Buffer n Standard Identifie Byte) RXBnSIDL (Receive Buffer n Standard Identifie Byte) RXERRCNT (Receive Firter Count) RXFBCONn (Receive Filter Buffer Control n) RXFCONn (Receive Filter Control n)	40 40 41 er, Hig 41 er, Lov 41 er, Hig er, Lov 40 er, Lov 41 42 42	6811h0v0h9v0254
<ul> <li>RXB0CON (Receive Buffer 0 Control)</li> <li>RXB1CON (Receive Buffer 1 Control)</li> <li>RXBnDLC (Receive Buffer n Data Length Code).</li> <li>RXBnDm (Receive Buffer n Data Field Byte m)</li> <li>RXBnEIDH (Receive Buffer n Extended Identifie Byte)</li> <li>RXBnEIDL (Receive Buffer n Extended Identifie Byte)</li> <li>RXBnSIDH (Receive Buffer n Standard Identifie Byte)</li> <li>RXBnSIDL (Receive Buffer n Standard Identifie Byte)</li> <li>RXBnSIDL (Receive Buffer n Standard Identifie Byte)</li> <li>RXBnSIDL (Receive Buffer n Standard Identifie Byte)</li> <li>RXERRCNT (Receive Filter Count)</li> <li>RXFBCONn (Receive Filter Control n)</li> <li>RXFCONn (Receive Filter Control n)</li> <li>RXFnEIDH (Receive Acceptance Filter n Extended Receive Receive Filter N Extended Receive R</li></ul>	40 40 41 er, Hig er, Lov 41 er, Hig er, Lov er, Lov er, Lov 20 41 42 42 ed Ider	6811h0v0h9v0254
<ul> <li>RXB0CON (Receive Buffer 0 Control)</li> <li>RXB1CON (Receive Buffer 1 Control)</li> <li>RXBnDLC (Receive Buffer n Data Length Code).</li> <li>RXBnDm (Receive Buffer n Data Field Byte m)</li> <li>RXBnEIDH (Receive Buffer n Extended Identifie Byte)</li> <li>RXBnEIDL (Receive Buffer n Extended Identifie Byte)</li> <li>RXBnSIDH (Receive Buffer n Standard Identifie Byte)</li> <li>RXBnSIDL (Receive Buffer n Standard Identifie Byte)</li> <li>RXBnSIDL (Receive Buffer n Standard Identifie Byte)</li> <li>RXBnSIDL (Receive Buffer n Standard Identifie Byte)</li> <li>RXERRCNT (Receive Filter Count)</li> <li>RXFBCONn (Receive Filter Control n)</li> <li>RXFCONn (Receive Filter Control n)</li> <li>RXFnEIDH (Receive Acceptance Filter n Extended Receive Receive Filter N Extended Receive R</li></ul>	40 40 41 er, Hig er, Lov 41 er, Hig er, Lov er, Lov er, Lov 20 41 42 42 ed Ider	6811h0v0h9v0254
<ul> <li>RXB0CON (Receive Buffer 0 Control)</li> <li>RXB1CON (Receive Buffer 1 Control)</li> <li>RXBnDLC (Receive Buffer n Data Length Code).</li> <li>RXBnDm (Receive Buffer n Data Field Byte m)</li> <li>RXBnEIDH (Receive Buffer n Extended Identifie Byte)</li> <li>RXBnEIDL (Receive Buffer n Extended Identifie Byte)</li> <li>RXBnSIDH (Receive Buffer n Standard Identifie Byte)</li> <li>RXBnSIDL (Receive Buffer n Standard Identifie Byte)</li> <li>RXBnSIDL (Receive Filter n Standard Identifie Byte)</li> <li>RXERRCNT (Receive Filter Control n)</li> <li>RXFCONn (Receive Filter Control n)</li> <li>RXFnEIDH (Receive Acceptance Filter n Extended tifier, High Byte)</li> </ul>	40 40 41 er, Hig 41 er, Lov 41 er, Hig 40 er, Lov 41 42 42 ed Ider 42	6811h0~0h9~0254-2
<ul> <li>RXB0CON (Receive Buffer 0 Control)</li> <li>RXB1CON (Receive Buffer 1 Control)</li> <li>RXBnDLC (Receive Buffer n Data Length Code).</li> <li>RXBnDm (Receive Buffer n Data Field Byte m)</li> <li>RXBnEIDH (Receive Buffer n Extended Identifie Byte)</li> <li>RXBnEIDL (Receive Buffer n Extended Identifie Byte)</li> <li>RXBnSIDH (Receive Buffer n Standard Identifie Byte)</li> <li>RXBnSIDL (Receive Buffer n Standard Identifie Byte)</li> <li>RXBnSIDL (Receive Filter n Standard Identifie Byte)</li> <li>RXERRCNT (Receive Filter Control n)</li> <li>RXFRCONn (Receive Filter Control n)</li> <li>RXFCONn (Receive Acceptance Filter n Extended tifier, High Byte)</li> </ul>	40 40 41 er, Hig 41 er, Lov 41 er, Hig 40 er, Lov 41 42 42 ed Ider 42 ed Ider	6811h0~0h9~0254-21-
<ul> <li>RXB0CON (Receive Buffer 0 Control)</li> <li>RXB1CON (Receive Buffer 1 Control)</li> <li>RXBnDLC (Receive Buffer n Data Length Code).</li> <li>RXBnDm (Receive Buffer n Data Field Byte m)</li> <li>RXBnEIDH (Receive Buffer n Extended Identifie Byte)</li> <li>RXBnEIDL (Receive Buffer n Extended Identifie Byte)</li> <li>RXBnSIDH (Receive Buffer n Standard Identifie Byte)</li> <li>RXBnSIDL (Receive Buffer n Standard Identifie Byte)</li> <li>RXBnSIDL (Receive Filter n Standard Identifie Byte)</li> <li>RXERRCNT (Receive Filter Control n)</li> <li>RXFRCONn (Receive Filter Control n)</li> <li>RXFCONn (Receive Acceptance Filter n Extended tifier, High Byte)</li> </ul>	40 40 41 er, Hig 41 er, Lov 41 er, Hig 40 er, Lov 41 42 42 ed Ider 42 ed Ider	6811h0~0h9~0254-21-
<ul> <li>RXB0CON (Receive Buffer 0 Control)</li> <li>RXB1CON (Receive Buffer 1 Control)</li> <li>RXBnDLC (Receive Buffer n Data Length Code).</li> <li>RXBnDm (Receive Buffer n Data Field Byte m)</li> <li>RXBnEIDH (Receive Buffer n Extended Identifie Byte)</li> <li>RXBnEIDL (Receive Buffer n Extended Identifie Byte)</li> <li>RXBnSIDH (Receive Buffer n Standard Identifie Byte)</li> <li>RXBnSIDL (Receive Buffer n Standard Identifie Byte)</li> <li>RXBnSIDL (Receive Filter n Standard Identifie Byte)</li> <li>RXERRCNT (Receive Filter Control n)</li> <li>RXFRCONn (Receive Filter Control n)</li> <li>RXFCONn (Receive Acceptance Filter n Extended tifier, High Byte)</li> <li>RXFnEIDL (Receive Acceptance Filter n Extended tifier, Low Byte)</li> </ul>	40 40 41 er, Hig 41 er, Lov 41 er, Hig 40 er, Lov 41 42 ed Ider 42 ed Ider 42 ed Ider	6811h0~0h9~0254-2-2
<ul> <li>RXB0CON (Receive Buffer 0 Control)</li> <li>RXB1CON (Receive Buffer 1 Control)</li> <li>RXBnDLC (Receive Buffer n Data Length Code).</li> <li>RXBnDm (Receive Buffer n Data Field Byte m)</li> <li>RXBnEIDH (Receive Buffer n Extended Identifie Byte)</li> <li>RXBnEIDL (Receive Buffer n Extended Identifie Byte)</li> <li>RXBnSIDH (Receive Buffer n Standard Identifie Byte)</li> <li>RXBnSIDL (Receive Buffer n Standard Identifie Byte)</li> <li>RXBnSIDL (Receive Filter n Standard Identifie Byte)</li> <li>RXERRCNT (Receive Filter Control n)</li> <li>RXFRCONn (Receive Filter Control n)</li> <li>RXFCONn (Receive Filter Control n)</li> <li>RXFnEIDH (Receive Acceptance Filter n Extended tifier, High Byte)</li> <li>RXFnEIDL (Receive Acceptance Filter n Standard Identifier, Low Byte)</li> </ul>	40 40 41 er, Hig 41 er, Lov 41 er, Hig 40 er, Lov 41 42 ed Ider 42 ed Ider 42 ed Ider	6811h0 0 0 h9 0 0 2 5 4 - 2 - 2 -
<ul> <li>RXB0CON (Receive Buffer 0 Control)</li> <li>RXB1CON (Receive Buffer 1 Control)</li> <li>RXBnDLC (Receive Buffer n Data Length Code).</li> <li>RXBnDm (Receive Buffer n Data Field Byte m)</li> <li>RXBnEIDH (Receive Buffer n Extended Identifie Byte)</li> <li>RXBnEIDL (Receive Buffer n Extended Identifie Byte)</li> <li>RXBnSIDH (Receive Buffer n Standard Identifie Byte)</li> <li>RXBnSIDL (Receive Buffer n Standard Identifie Byte)</li> <li>RXBnSIDL (Receive Filter n Standard Identifie Byte)</li> <li>RXERRCNT (Receive Filter Control n)</li> <li>RXFRCONn (Receive Filter Control n)</li> <li>RXFCONn (Receive Filter Control n)</li> <li>RXFnEIDH (Receive Acceptance Filter n Extended tifier, High Byte)</li> <li>RXFnEIDL (Receive Acceptance Filter n Standard Identifier, Low Byte)</li> </ul>	40 40 41 er, Hig 41 er, Lov 41 er, Hig 40 er, Lov 41 42 ed Ider 42 ed Ider 42 ed Ider	6811h0 0 0 h9 0 0 2 5 4 - 2 - 2 -
<ul> <li>RXB0CON (Receive Buffer 0 Control)</li> <li>RXB1CON (Receive Buffer 1 Control)</li> <li>RXBnDLC (Receive Buffer n Data Length Code).</li> <li>RXBnDm (Receive Buffer n Data Field Byte m)</li> <li>RXBnEIDH (Receive Buffer n Extended Identifie Byte)</li> <li>RXBnSIDH (Receive Buffer n Standard Identifie Byte)</li> <li>RXBnSIDL (Receive Buffer n Standard Identifie Byte)</li> <li>RXERRCNT (Receive Filter n Standard Identifie Byte)</li> <li>RXFBCONn (Receive Filter Control n)</li> <li>RXFCONn (Receive Filter Control n)</li> <li>RXFnEIDH (Receive Acceptance Filter n Extendet tifier, High Byte)</li> <li>RXFnSIDH (Receive Acceptance Filter n Standard tifier, Low Byte)</li> </ul>	40 40 41 er, Hig er, Lov 41 er, Hig er, Lov er, Lov er, Lov er, Lov er, Lov er, Lov er, 41 er, 42 ed Ider 42 ed Ider 42 ed Ider 42 ed Ider 42 ed Ider 42	6811h0 0 0 h9 0 0 2 5 4 - 2 - 2 - 1
<ul> <li>RXB0CON (Receive Buffer 0 Control)</li> <li>RXB1CON (Receive Buffer 1 Control)</li> <li>RXBnDLC (Receive Buffer n Data Length Code).</li> <li>RXBnDm (Receive Buffer n Data Field Byte m)</li> <li>RXBnEIDH (Receive Buffer n Extended Identifie Byte)</li> <li>RXBnSIDL (Receive Buffer n Standard Identifie Byte)</li> <li>RXBnSIDL (Receive Buffer n Standard Identifie Byte)</li> <li>RXBnSIDL (Receive Buffer n Standard Identifie Byte)</li> <li>RXBnSIDL (Receive Filter n Standard Identifie Byte)</li> <li>RXERRCNT (Receive Filter Control n)</li> <li>RXFRCONn (Receive Filter Control n)</li> <li>RXFCONn (Receive Filter Control n)</li> <li>RXFnEIDH (Receive Acceptance Filter n Extended tifier, High Byte)</li> <li>RXFnSIDH (Receive Acceptance Filter n Standard tifier, Low Byte)</li> <li>RXFnSIDH (Receive Acceptance Filter n Standard tifier Filter, High Byte)</li> </ul>	40 40 41 er, Hig 41 er, Lov 41 er, Lov 41 er, Lov er, Lov 42 ed Ider 42 ed Ider	6811h0w0h9w0254i-2i-2i-1i-
<ul> <li>RXB0CON (Receive Buffer 0 Control)</li> <li>RXB1CON (Receive Buffer 1 Control)</li> <li>RXBnDLC (Receive Buffer n Data Length Code).</li> <li>RXBnDm (Receive Buffer n Data Field Byte m)</li> <li>RXBnEIDH (Receive Buffer n Extended Identifie Byte)</li> <li>RXBnSIDL (Receive Buffer n Standard Identifie Byte)</li> <li>RXBnSIDL (Receive Buffer n Standard Identifie Byte)</li> <li>RXBnSIDL (Receive Buffer n Standard Identifie Byte)</li> <li>RXBnSIDL (Receive Filter n Standard Identifie Byte)</li> <li>RXERRCNT (Receive Filter Control n)</li> <li>RXFRCONn (Receive Filter Control n)</li> <li>RXFCONn (Receive Filter Control n)</li> <li>RXFnEIDH (Receive Acceptance Filter n Extended tifier, High Byte)</li> <li>RXFnSIDH (Receive Acceptance Filter n Standard tifier, Low Byte)</li> <li>RXFnSIDH (Receive Acceptance Filter n Standard tifier Filter, High Byte)</li> </ul>	40 40 41 er, Hig 41 er, Lov 41 er, Lov 41 er, Lov er, Lov 42 ed Ider 42 ed Ider	6811h0w0h9w0254i-2i-2i-1i-
<ul> <li>RXB0CON (Receive Buffer 0 Control)</li> <li>RXB1CON (Receive Buffer 1 Control)</li> <li>RXBnDLC (Receive Buffer n Data Length Code).</li> <li>RXBnDm (Receive Buffer n Data Field Byte m)</li> <li>RXBnEIDH (Receive Buffer n Extended Identifie Byte)</li> <li>RXBnSIDH (Receive Buffer n Extended Identifie Byte)</li> <li>RXBnSIDH (Receive Buffer n Standard Identifie Byte)</li> <li>RXBnSIDH (Receive Buffer n Standard Identifie Byte)</li> <li>RXBnSIDL (Receive Buffer n Standard Identifie Byte)</li> <li>RXERCNT (Receive Buffer n Standard Identifie Byte)</li> <li>RXFBCONn (Receive Filter n Standard Identifie Byte)</li> <li>RXFRCONn (Receive Filter Control n)</li> <li>RXFCONn (Receive Filter Control n)</li> <li>RXFnEIDH (Receive Acceptance Filter n Extended tifier, High Byte)</li> <li>RXFnSIDH (Receive Acceptance Filter n Standard tifier, Low Byte)</li> <li>RXFnSIDL (Receive Acceptance Filter n Standard tifier Filter, High Byte)</li> <li>RXFnSIDL (Receive Acceptance Filter n Standard tifier Filter, Low Byte)</li> </ul>	40 40 41 er, Hig 41 er, Lov 41 er, Hig er, Lov er, Lov er, Lov er, Lov er, Lov er, 41 er, 42 ed Ider 42 ed Ider 42 ed Ider 42 rd Ider 42 rd Ider 42 rd Ider 42	6811h0w0h9w0254i-2i-2i-1i-1
<ul> <li>RXB0CON (Receive Buffer 0 Control)</li> <li>RXB1CON (Receive Buffer 1 Control)</li> <li>RXBnDLC (Receive Buffer n Data Length Code).</li> <li>RXBnDM (Receive Buffer n Data Field Byte m)</li> <li>RXBnEIDH (Receive Buffer n Extended Identifie Byte)</li> <li>RXBnSIDH (Receive Buffer n Extended Identifie Byte)</li> <li>RXBnSIDH (Receive Buffer n Standard Identifie Byte)</li> <li>RXBnSIDL (Receive Buffer n Standard Identifie Byte)</li> <li>RXERSOND (Receive Buffer n Standard Identifie Byte)</li> <li>RXERCNT (Receive Buffer n Standard Identifie Byte)</li> <li>RXFBCONn (Receive Filter n Standard Identifie Byte)</li> <li>RXFRCONn (Receive Filter Control n)</li> <li>RXFRCONn (Receive Filter Control n)</li> <li>RXFCONn (Receive Filter Control n)</li> <li>RXFnEIDH (Receive Acceptance Filter n Extendet tifier, High Byte)</li> <li>RXFnSIDH (Receive Acceptance Filter n Standard tifier, High Byte)</li> <li>RXFnSIDL (Receive Acceptance Filter n Standard tifier Filter, High Byte)</li> <li>RXFnSIDL (Receive Acceptance Filter n Standard tifier Filter, Low Byte)</li> <li>RXFnSIDL (Receive Acceptance Filter n Standard tifier Filter, Low Byte)</li> <li>RXFnSIDL (Receive Acceptance Filter n Standard tifier Filter, Low Byte)</li> </ul>	40 40 41 er, Hig 41 er, Lov 41 er, Hig 40 er, Lov er, Lov er, Lov er, Lov er, Lov er, 41 er, 42 ed Ider 42 ed Ider 42 rd Ider 42 rd Ider 42 rd Ider 42 rd Ider	6811h0w0h9w0254i-2i-2i-1i-1d
<ul> <li>RXB0CON (Receive Buffer 0 Control)</li> <li>RXB1CON (Receive Buffer 1 Control)</li> <li>RXBnDLC (Receive Buffer n Data Length Code).</li> <li>RXBnDM (Receive Buffer n Data Field Byte m)</li> <li>RXBnEIDH (Receive Buffer n Extended Identifie Byte)</li> <li>RXBnSIDH (Receive Buffer n Extended Identifie Byte)</li> <li>RXBnSIDH (Receive Buffer n Standard Identifie Byte)</li> <li>RXBnSIDL (Receive Buffer n Standard Identifie Byte)</li> <li>RXERSOND (Receive Buffer n Standard Identifie Byte)</li> <li>RXERCNT (Receive Buffer n Standard Identifie Byte)</li> <li>RXFBCONn (Receive Filter n Standard Identifie Byte)</li> <li>RXFRCONn (Receive Filter Control n)</li> <li>RXFRCONn (Receive Filter Control n)</li> <li>RXFREIDH (Receive Acceptance Filter n Extendet tifier, High Byte)</li> <li>RXFnSIDH (Receive Acceptance Filter n Standard tifier, High Byte)</li> <li>RXFnSIDH (Receive Acceptance Filter n Standard tifier Filter, High Byte)</li> <li>RXFnSIDL (Receive Acceptance Filter n Standard tifier Filter, High Byte)</li> <li>RXFnSIDL (Receive Acceptance Filter n Standard tifier Filter, Low Byte)</li> </ul>	40 40 41 er, Hig 41 er, Lov 41 er, Hig 40 er, Lov er, Lov er, Lov er, Lov er, Lov er, 41 er, 42 ed Ider 42 ed Ider 42 rd Ider 42 rd Ider 42 rd Ider 42 rd Ider	6811h0w0h9w0254i-2i-2i-1i-1d
<ul> <li>RXB0CON (Receive Buffer 0 Control)</li> <li>RXB1CON (Receive Buffer 1 Control)</li> <li>RXBnDLC (Receive Buffer n Data Length Code).</li> <li>RXBnDM (Receive Buffer n Data Field Byte m)</li> <li>RXBnEIDH (Receive Buffer n Extended Identifie Byte)</li> <li>RXBnSIDH (Receive Buffer n Extended Identifie Byte)</li> <li>RXBnSIDH (Receive Buffer n Standard Identifie Byte)</li> <li>RXBnSIDL (Receive Buffer n Standard Identifie Byte)</li> <li>RXERCNT (Receive Buffer n Standard Identifie Byte)</li> <li>RXFBCONn (Receive Filter n Standard Identifie Byte)</li> <li>RXFRCONn (Receive Filter Control n)</li> <li>RXFRCONn (Receive Filter Control n)</li> <li>RXFREIDH (Receive Acceptance Filter n Extended tifier, High Byte)</li> <li>RXFnSIDH (Receive Acceptance Filter n Standard tifier, Low Byte)</li> <li>RXFnSIDL (Receive Acceptance Filter n Standard tifier Filter, Low Byte)</li> <li>RXMnEIDH (Receive Acceptance Filter n Standard tifier Filter, Low Byte)</li> </ul>	40 40 41 er, Hig 41 er, Lov 41 er, Hig 40 er, Lov er, Lov er, Lov er, Lov er, Lov er, 41 er, 42 ed Ider 42 ed Ider 42 rd Ider 	6811h0w0h9w0254i-2i-2i-1i-1d3
<ul> <li>RXB0CON (Receive Buffer 0 Control)</li> <li>RXB1CON (Receive Buffer 1 Control)</li> <li>RXBnDLC (Receive Buffer n Data Length Code).</li> <li>RXBnDM (Receive Buffer n Data Field Byte m)</li> <li>RXBnEIDH (Receive Buffer n Extended Identifie Byte)</li> <li>RXBnSIDH (Receive Buffer n Extended Identifie Byte)</li> <li>RXBnSIDH (Receive Buffer n Standard Identifie Byte)</li> <li>RXBnSIDL (Receive Buffer n Standard Identifie Byte)</li> <li>RXERCNT (Receive Buffer n Standard Identifie Byte)</li> <li>RXFBCONn (Receive Filter n Standard Identifie Byte)</li> <li>RXFRCONn (Receive Filter Control n)</li> <li>RXFRCONn (Receive Filter Control n)</li> <li>RXFREIDH (Receive Acceptance Filter n Extendet tifier, High Byte)</li> <li>RXFnSIDH (Receive Acceptance Filter n Standard tifier Filter, High Byte)</li> <li>RXFnSIDL (Receive Acceptance Filter n Standard tifier Filter, High Byte)</li> <li>RXFnSIDL (Receive Acceptance Filter n Standard tifier Filter, Low Byte)</li> <li>RXMnEIDH (Receive Acceptance Filter n Standard tifier Filter, Low Byte)</li> <li>RXMnEIDH (Receive Acceptance Mask n Extendet Identifier Mask, High Byte)</li> </ul>	40 40 41 er, Hig 41 er, Lov 41 er, Hig 40 er, Lov 41 er, Hig 42 ed Ider 42 ed Ider 42 rd Ider	6811h0w0h9w0254i-2i-2i-1i-1d3d
<ul> <li>RXB0CON (Receive Buffer 0 Control)</li> <li>RXB1CON (Receive Buffer 1 Control)</li> <li>RXBnDLC (Receive Buffer n Data Length Code).</li> <li>RXBnDM (Receive Buffer n Data Field Byte m)</li> <li>RXBnEIDH (Receive Buffer n Extended Identifie Byte)</li> <li>RXBnSIDH (Receive Buffer n Extended Identifie Byte)</li> <li>RXBnSIDH (Receive Buffer n Standard Identifie Byte)</li> <li>RXBnSIDL (Receive Buffer n Standard Identifie Byte)</li> <li>RXERCNT (Receive Buffer n Standard Identifie Byte)</li> <li>RXFBCONn (Receive Filter n Standard Identifie Byte)</li> <li>RXFRCONn (Receive Filter Control n)</li> <li>RXFRCONn (Receive Filter Control n)</li> <li>RXFREIDH (Receive Acceptance Filter n Extended tifier, High Byte)</li> <li>RXFnSIDH (Receive Acceptance Filter n Standard tifier, Low Byte)</li> <li>RXFnSIDL (Receive Acceptance Filter n Standard tifier Filter, Low Byte)</li> <li>RXMnEIDH (Receive Acceptance Filter n Standard tifier Filter, Low Byte)</li> </ul>	40 40 41 er, Hig 41 er, Lov 41 er, Hig 40 er, Lov 41 er, Hig 42 ed Ider 42 ed Ider 42 rd Ider	6811h0w0h9w0254i-2i-2i-1i-1d3d
<ul> <li>RXB0CON (Receive Buffer 0 Control)</li> <li>RXB1CON (Receive Buffer 1 Control)</li> <li>RXBnDLC (Receive Buffer n Data Length Code).</li> <li>RXBnDH (Receive Buffer n Data Field Byte m)</li> <li>RXBnEIDH (Receive Buffer n Extended Identifie Byte)</li> <li>RXBnSIDH (Receive Buffer n Extended Identifie Byte)</li> <li>RXBnSIDH (Receive Buffer n Standard Identifie Byte)</li> <li>RXBnSIDL (Receive Buffer n Standard Identifie Byte)</li> <li>RXBnSIDL (Receive Buffer n Standard Identifie Byte)</li> <li>RXERCNT (Receive Buffer n Standard Identifie Byte)</li> <li>RXERCNT (Receive Filter n Standard Identifie Byte)</li> <li>RXFBCONn (Receive Filter Control n)</li> <li>RXFCONn (Receive Filter Control n)</li> <li>RXFnEIDH (Receive Acceptance Filter n Extendet tifier, High Byte)</li> <li>RXFnSIDH (Receive Acceptance Filter n Standard tifier Filter, High Byte)</li> <li>RXFnSIDL (Receive Acceptance Filter n Standard tifier Filter, Low Byte)</li> <li>RXMnEIDH (Receive Acceptance Mask n Extendet Identifier Mask, High Byte)</li> </ul>	40 40 41 er, Hig 41 er, Lov 41 er, Hig 40 er, Lov er, Lov er, Lov er, Lov er, 40 er, 40 er, 40 er, 40 er, 42 ed Ider 42 ed Ider 	6811h0w0h9w0254i-2i-2i-1i-1d3d3
<ul> <li>RXB0CON (Receive Buffer 0 Control)</li> <li>RXB1CON (Receive Buffer 1 Control)</li> <li>RXBnDLC (Receive Buffer n Data Length Code).</li> <li>RXBnDH (Receive Buffer n Data Field Byte m)</li> <li>RXBnEIDH (Receive Buffer n Extended Identifie Byte)</li> <li>RXBnSIDH (Receive Buffer n Standard Identifie Byte)</li> <li>RXBnSIDL (Receive Buffer n Standard Identifie Byte)</li> <li>RXBnSIDL (Receive Buffer n Standard Identifie Byte)</li> <li>RXBnSIDL (Receive Buffer n Standard Identifie Byte)</li> <li>RXERCNT (Receive Firter Control n)</li> <li>RXFRCONn (Receive Filter Control n)</li> <li>RXFRCONn (Receive Filter Control n)</li> <li>RXFREIDH (Receive Acceptance Filter n Extendet tifier, High Byte)</li> <li>RXFnSIDH (Receive Acceptance Filter n Standard tifier Filter, High Byte)</li> <li>RXFnSIDL (Receive Acceptance Filter n Standard tifier Filter, High Byte)</li> <li>RXFnSIDL (Receive Acceptance Filter n Standard tifier Filter, Low Byte)</li> <li>RXMnEIDH (Receive Acceptance Mask n Extendet tifier Mask, High Byte)</li> <li>RXMnEIDL (Receive Acceptance Mask n Extendet Mask, Low Byte)</li> </ul>	40 40 41 er, Hig 41 er, Hig 41 er, Hig 41 er, Hig 42 er, Lov 41 er, Lov 41 er, Lov 42 erd Ider 42 erd Ider 42 rd Ider 	6811h0w0h9w0254i-2i-2i-1i-1d3d3d
<ul> <li>RXB0CON (Receive Buffer 0 Control)</li> <li>RXB1CON (Receive Buffer 1 Control)</li> <li>RXBnDLC (Receive Buffer n Data Length Code).</li> <li>RXBnDH (Receive Buffer n Data Field Byte m)</li> <li>RXBnEIDH (Receive Buffer n Extended Identifie Byte)</li> <li>RXBnSIDH (Receive Buffer n Extended Identifie Byte)</li> <li>RXBnSIDH (Receive Buffer n Standard Identifie Byte)</li> <li>RXBnSIDL (Receive Buffer n Standard Identifie Byte)</li> <li>RXBnSIDL (Receive Buffer n Standard Identifie Byte)</li> <li>RXERCNT (Receive Buffer n Standard Identifie Byte)</li> <li>RXERCNT (Receive Filter n Standard Identifie Byte)</li> <li>RXFBCONn (Receive Filter Control n)</li> <li>RXFCONn (Receive Filter Control n)</li> <li>RXFnEIDH (Receive Acceptance Filter n Extendet tifier, High Byte)</li> <li>RXFnSIDH (Receive Acceptance Filter n Standard tifier Filter, High Byte)</li> <li>RXFnSIDL (Receive Acceptance Filter n Standard tifier Filter, Low Byte)</li> <li>RXMnEIDH (Receive Acceptance Mask n Extendet Identifier Mask, High Byte)</li> </ul>	40 40 41 er, Hig 41 er, Hig 41 er, Hig 41 er, Hig 42 er, Lov 41 er, Lov 41 er, Lov 42 erd Ider 42 erd Ider 42 rd Ider 	6811h0w0h9w0254i-2i-2i-1i-1d3d3d
<ul> <li>RXB0CON (Receive Buffer 0 Control)</li> <li>RXB1CON (Receive Buffer 1 Control)</li> <li>RXBnDLC (Receive Buffer n Data Length Code).</li> <li>RXBnDM (Receive Buffer n Data Field Byte m)</li> <li>RXBnEIDH (Receive Buffer n Extended Identifie Byte)</li> <li>RXBnSIDH (Receive Buffer n Standard Identifie Byte)</li> <li>RXBnSIDL (Receive Buffer n Standard Identifie Byte)</li> <li>RXBnSIDL (Receive Buffer n Standard Identifie Byte)</li> <li>RXERRCNT (Receive Buffer n Standard Identifie Byte)</li> <li>RXERRCNT (Receive Filter n Standard Identifie Byte)</li> <li>RXFBCONn (Receive Filter Control n)</li> <li>RXFRCONn (Receive Filter Control n)</li> <li>RXFREIDH (Receive Acceptance Filter n Extendet tifier, High Byte)</li> <li>RXFnSIDL (Receive Acceptance Filter n Standard tifier Filter, High Byte)</li> <li>RXFnSIDL (Receive Acceptance Filter n Standard tifier Filter, High Byte)</li> <li>RXFnSIDL (Receive Acceptance Filter n Standard tifier Filter, Low Byte)</li> <li>RXMnEIDH (Receive Acceptance Mask n Explanation Mask, High Byte)</li> <li>RXMnSIDH (Receive Acceptance Mask n Standard tifier Mask, Low Byte)</li> </ul>	40 40 41 er, Hig 41 er, Lov 41 er, Hig 41 er, Hig 42 er, Lov er, Lov er, Lov er, 40 er, 40 er, 40 er, 41 dider 42 erd Ider 42 dider 42 dider 42 erd Ider 42 dider 42 erd Ider 42 erd Ider 42 erd Ider 42 erd Ider 42 erd Ider 42 erd Ider 42 erd Ider 42 erd Ider 42 erd Ider 42 erd Ider 	6811h0v0h9v0254h2h2h2h1h1d3d3d2
<ul> <li>RXB0CON (Receive Buffer 0 Control)</li> <li>RXB1CON (Receive Buffer 1 Control)</li> <li>RXBnDLC (Receive Buffer n Data Length Code).</li> <li>RXBnDM (Receive Buffer n Data Field Byte m)</li> <li>RXBnEIDH (Receive Buffer n Extended Identifie Byte)</li> <li>RXBnSIDH (Receive Buffer n Extended Identifie Byte)</li> <li>RXBnSIDH (Receive Buffer n Standard Identifie Byte)</li> <li>RXBnSIDL (Receive Buffer n Standard Identifie Byte)</li> <li>RXERRCNT (Receive Buffer n Standard Identifie Byte)</li> <li>RXERRCNT (Receive Filter n Standard Identifie Byte)</li> <li>RXFBCONn (Receive Filter Control n)</li></ul>	40 40 41 er, Hig 41 er, Lov 41 er, Hig 41 er, Hig 42 er, Lov er, Lov er, Lov er, 41 er, 42 ed Ider 42 ed Ider 42 rd Ider 42 tende 42 tende 42 rd Ider 42 rd Ider 42 rd Ider 42 tende 42 rd Ider 42 rd Ider 	6811h0w0h9w0254i-2i-2i-1i-1d3d3d2i-
<ul> <li>RXB0CON (Receive Buffer 0 Control)</li> <li>RXB1CON (Receive Buffer 1 Control)</li> <li>RXBnDLC (Receive Buffer n Data Length Code).</li> <li>RXBnDm (Receive Buffer n Data Field Byte m)</li> <li>RXBnEIDH (Receive Buffer n Extended Identifie Byte)</li> <li>RXBnSIDH (Receive Buffer n Extended Identifie Byte)</li> <li>RXBnSIDH (Receive Buffer n Standard Identifie Byte)</li> <li>RXBnSIDL (Receive Buffer n Standard Identifie Byte)</li> <li>RXERRCNT (Receive Buffer n Standard Identifie Byte)</li> <li>RXERRCNT (Receive Filter n Standard Identifie Byte)</li> <li>RXFBCONn (Receive Filter Control n)</li> <li>RXFREONn (Receive Filter Control n)</li></ul>	40 40 41 er, Hig 41 er, Lov 41 er, Hig 40 er, Lov 41 er, Hig 42 ed Ider 42 ed Ider 42 ed Ider 42 ed Ider 42 ed Ider 42 ed Ider 42 ed Ider 42 rd Ider 42 ctende 42 ctende 42 ctende 42 ctende 42 ctende 42 ctende 42 ctende 42 ctende 42 ctende 42 ctende 42 ctende 42 ctende 42 ctende 42 ctende 42 ctende 42 ctende 42 ctende 42 ctende 	6811h0w0h9w0254i-2i-1i-1d3d3d2i-3
<ul> <li>RXB0CON (Receive Buffer 0 Control)</li> <li>RXB1CON (Receive Buffer 1 Control)</li> <li>RXBnDLC (Receive Buffer n Data Length Code).</li> <li>RXBnDM (Receive Buffer n Data Field Byte m)</li> <li>RXBnEIDH (Receive Buffer n Extended Identifie Byte)</li> <li>RXBnSIDH (Receive Buffer n Standard Identifie Byte)</li> <li>RXBnSIDL (Receive Buffer n Standard Identifie Byte)</li> <li>RXBnSIDL (Receive Buffer n Standard Identifie Byte)</li> <li>RXERRCNT (Receive Buffer n Standard Identifie Byte)</li> <li>RXERRCNT (Receive Filter n Standard Identifie Byte)</li> <li>RXFBCONn (Receive Filter Control n)</li> <li>RXFRCONn (Receive Filter Control n)</li> <li>RXFREIDH (Receive Acceptance Filter n Extendet tifier, High Byte)</li> <li>RXFnSIDL (Receive Acceptance Filter n Standard tifier Filter, High Byte)</li> <li>RXFnSIDL (Receive Acceptance Filter n Standard tifier Filter, High Byte)</li> <li>RXFnSIDL (Receive Acceptance Filter n Standard tifier Filter, Low Byte)</li> <li>RXMnEIDH (Receive Acceptance Mask n Explanation Mask, High Byte)</li> <li>RXMnSIDH (Receive Acceptance Mask n Standard tifier Mask, Low Byte)</li> </ul>	40 40 41 er, Hig 41 er, Lov 41 er, Hig 40 er, Lov 41 er, Hig 42 ed Ider 42 ed Ider 42 ed Ider 42 ed Ider 42 ed Ider 42 ed Ider 42 ed Ider 42 rd Ider 42 ctende 42 ctende 42 ctende 42 ctende 42 ctende 42 ctende 42 ctende 42 ctende 42 ctende 42 ctende 42 ctende 42 ctende 42 ctende 42 ctende 42 ctende 42 ctende 42 ctende 42 ctende 	6811h0w0h9w0254i-2i-1i-1d3d3d2i-3

	. 174
SLRCON (Slew Rate Control) SSPCON1 (MSSP Control 1, I ² C Mode)	.298
SSPCON1 (MSSP Control 1, SPI Mode)	
SSPCON2 (MSSP Control 2, I ² C Master Mode)	. 299
SSPCON2 (MSSP Control 2, I ² C Slave Mode)	. 300
SSPMSK (I ² C Slave Address Mask)	. 300
SSPSTAT (MSSP Status, I ² C Mode)	
SSPSTAT (MSSP Status, SPI Mode)	
STATUS	. 122
STKPTR (Stack Pointer)	
T0CON (Timer0 Control)	. 205
T1CON (Timer1 Control)	
T1GCON (Timer1 Gate Control)	
T2CON (Timer2 Control)	
T3CON (Timer3 Control)	. 223
T3GCON (Timer3 Gate Control)	
T4CON (Timer4 Control)	. 233
TXBIE (Transmit Buffers Interrupt Enable)	
TXBnCON (Transmit Buffer n Control)	
TXBnDLC (Transmit Buffer n Data Length Code)	
TXBnDm (Transmit Buffer n Data Field Byte m)	
TXBnEIDH (Transmit Buffer n Extended Identifier,	
Byte) TXBnEIDL (Transmit Buffer n Extended Identifier,	
Byte)	
TXBnSIDH (Transmit Buffer n Standard Identifier,	
Byte)	
TXBnSIDL (Transmit Buffer n Standard Identifier,	
	LOW
Byte)	
	.401
Byte)	.401 .403
Byte) TXERRCNT (Transmit Error Count) TXSTAx (Transmit Status and Control) WDTCON (Watchdog Timer Control)	.401 .403 .334 .473
Byte) TXERRCNT (Transmit Error Count) TXSTAx (Transmit Status and Control) WDTCON (Watchdog Timer Control) WPUB (Weak Pull-up PORTB Enable)	.401 .403 .334 .473 .172
Byte) TXERRCNT (Transmit Error Count) TXSTAx (Transmit Status and Control) WDTCON (Watchdog Timer Control) WPUB (Weak Pull-up PORTB Enable) RESET	.401 .403 .334 .473 .172 .513
Byte) TXERRCNT (Transmit Error Count) TXSTAx (Transmit Status and Control) WDTCON (Watchdog Timer Control) WPUB (Weak Pull-up PORTB Enable) RESET Resets	.401 .403 .334 .473 .172 .513 ,457
Byte) TXERRCNT (Transmit Error Count) TXSTAx (Transmit Status and Control) WDTCON (Watchdog Timer Control) WPUB (Weak Pull-up PORTB Enable) RESET Resets	.401 .403 .334 .473 .172 .513 ,457 .457
Byte) TXERRCNT (Transmit Error Count) TXSTAx (Transmit Status and Control) WDTCON (Watchdog Timer Control) WPUB (Weak Pull-up PORTB Enable) RESET Resets	.401 .403 .334 .473 .172 .513 ,457 .457 .457
Byte) TXERRCNT (Transmit Error Count) TXSTAx (Transmit Status and Control) WDTCON (Watchdog Timer Control) WPUB (Weak Pull-up PORTB Enable) RESET Resets	.401 .403 .334 .473 .172 .513 ,457 .457 .457 .457
Byte) TXERRCNT (Transmit Error Count) TXSTAx (Transmit Status and Control) WDTCON (Watchdog Timer Control) WPUB (Weak Pull-up PORTB Enable) RESET Resets	.401 .403 .334 .473 .172 .513 .457 .457 .457 .457 .457
Byte) TXERRCNT (Transmit Error Count) TXSTAx (Transmit Status and Control) WDTCON (Watchdog Timer Control) WPUB (Weak Pull-up PORTB Enable) RESET Resets	.401 .403 .334 .473 .172 .513 .457 .457 .457 .457 .457 .514
Byte) TXERRCNT (Transmit Error Count) TXSTAx (Transmit Status and Control) WDTCON (Watchdog Timer Control) WPUB (Weak Pull-up PORTB Enable) RESET Resets	.401 .403 .334 .473 .513 .457 .457 .457 .457 .457 .514 .514
Byte) TXERRCNT (Transmit Error Count) TXSTAx (Transmit Status and Control) WDTCON (Watchdog Timer Control) WPUB (Weak Pull-up PORTB Enable) RESET Resets	.401 .403 .334 .473 .172 .513 .457 .457 .457 .457 .457 .514 .514 .515
Byte) TXERRCNT (Transmit Error Count) TXSTAx (Transmit Status and Control) WDTCON (Watchdog Timer Control) WPUB (Weak Pull-up PORTB Enable) RESET Resets	.401 .403 .334 .473 .172 .513 ,457 .457 .457 .457 .457 .514 .514 .515 .103
Byte) TXERRCNT (Transmit Error Count) TXSTAx (Transmit Status and Control) WDTCON (Watchdog Timer Control) WPUB (Weak Pull-up PORTB Enable) RESET Resets	.401 .403 .334 .473 .172 .513 ,457 .457 .457 .457 .457 .514 .514 .515 .103 .104
Byte) TXERRCNT (Transmit Error Count) TXSTAx (Transmit Status and Control) WDTCON (Watchdog Timer Control) WPUB (Weak Pull-up PORTB Enable) RESET Resets	.401 .403 .334 .473 .172 .513 .457 .457 .457 .457 .457 .514 .514 .515 .103 .104 .601
Byte) TXERRCNT (Transmit Error Count) TXSTAx (Transmit Status and Control) WDTCON (Watchdog Timer Control) WPUB (Weak Pull-up PORTB Enable) RESET Resets	.401 .403 .334 .473 .172 .513 .457 .457 .457 .457 .457 .514 .515 .103 .104 .601 .515
Byte) TXERRCNT (Transmit Error Count) TXSTAx (Transmit Status and Control) WDTCON (Watchdog Timer Control) WPUB (Weak Pull-up PORTB Enable) RESET Resets	.401 .403 .334 .473 .172 .513 .457 .457 .457 .457 .514 .515 .103 .104 .601 .515 .516
Byte) TXERRCNT (Transmit Error Count) TXSTAx (Transmit Status and Control) WDTCON (Watchdog Timer Control) WPUB (Weak Pull-up PORTB Enable) RESET Resets	.401 .403 .334 .473 .172 .513 .457 .457 .457 .457 .457 .514 .515 .103 .104 .515 .516 .516

## S

SCK	
SDI	
SDO	
SEC_IDLE Mode	71
SEC_RUN Mode	66
Selective Peripheral Module Control	
Serial Clock, SCK	
Serial Data In (SDI)	
Serial Data Out (SDO)	
Serial Peripheral Interface. See SPI Mode.	
SETF	517
Shoot-Through Current	
Slave Select (SS)	
SLEEP	
Sleep Mode	70

Software Simulator (MPLAB SIM)	535
Special Event Trigger. See Compare (CCP Module).	
Special Event Trigger. See Compare (ECCP Mode).	
SPI Mode (MSSP)	
Associated Registers	
Bus Mode Compatibility	
Effects of a Reset	
Enabling SPI I/O	
Master Mode Master/Slave Connection	
Operation Operation in Power-Managed Modes	290
Serial Clock	
Serial Data In	
Serial Data Out	
Slave Mode	
Slave Node	
Slave Select Synchronization	
SPI Clock	
SSPBUF Register	
SSPSR Register	
Typical Connection	
<u>SS</u>	
SSPOV	
SSPOV Status Flag	
SSPSTAT Register	
R/W Bit	304
Stack Full/Underflow Resets	
SUBFSR	
SUBFWB	518
SUBLW	
SUBULNK	529
SUBWF	
SUBWFB	520
SWAPF	520
т	
-	400
Table Pointer Operations (table) Table Reads/Table Writes	
Table Reads/Table Writes	
TBLRD	
Time-out in Various Situations (table)	. 84
Time-out in Various Situations (table) Timer0	. 84 205
Time-out in Various Situations (table) Timer0 Associated Registers	. 84 205 207
Time-out in Various Situations (table) Timer0 Associated Registers Operation	. 84 205 207 206
Time-out in Various Situations (table) Timer0 Associated Registers	. 84 205 207 206 207

Table Pointer Operations (table)	. 132
Table Reads/Table Writes	. 105
TBLRD	. 521
TBLWT	. 522
Time-out in Various Situations (table)	84
Timer0	. 205
Associated Registers	. 207
Operation	. 206
Overflow Interrupt	. 207
Prescaler	. 207
Switching Assignment	. 207
Prescaler Assignment (PSA Bit)	. 207
Prescaler Select (T0PS2:T0PS0 Bits)	. 207
Reads and Writes in 16-Bit Mode	. 206
Source Edge Select (T0SE Bit)	. 206
Source Select (T0CS Bit)	. 206
Timer1	. 209
16-Bit Read/Write Mode	. 214
Associated Registers	. 220
Clock Source Selection	. 212
Gate	. 216
Interrupt	. 215
Operation	. 212
Oscillator	. 209
Oscillator, as Secondary Clock	56
Resetting, Using the ECCP Special Event Trigger	. 216
SOSC Oscillator	. 214
Layout Considerations	. 215
Use as a Clock Source	. 215

TMR1H Register	
	209
TMR1L Register	
Timer2	
Associated Registers	
Interrupt	222
Operation	
•	
Output	
PR2 Register	262
TMR2 to PR2 Match Interrupt	262
Timer3	
16-Bit Read/Write Mode	
Associated Registers	232
Gates	228
Operation	
Oscillator	223
Overflow Interrupt 223	, 232
SOSC Oscillator	
	<u> </u>
Use as the Timer3 Clock Source	
Special Event Trigger (ECCP)	232
TMR3H Register	223
TMR3L Register	
Timer4	
Associated Registers	234
Interrupt	
Operation	
Output	234
Postscaler. See Postscaler, Timer4.	
PR4 Register	222
	235
Prescaler. See Prescaler, Timer4.	
TMR4 Register	233
Timing Diagrams	
	-00
A/D Conversion	
Asynchronous Reception	347
Asynchronous Transmission	344
Asynchronous Transmission (Back-to-Back)	
Automatic Baud Rate Calculation	
Auto-Wake-up Bit (WUE) During Normal Operation	. 349
Auto-Wake-up Bit (WUE) During Sleep	
	349
Baud Rate Generator with Clock Arbitration	319
	319
Baud Rate Generator with Clock Arbitration BRG Overflow Sequence	319 342
Baud Rate Generator with Clock Arbitration BRG Overflow Sequence BRG Reset Due to SDA Arbitration During Start C	319 342 ondi-
Baud Rate Generator with Clock Arbitration BRG Overflow Sequence BRG Reset Due to SDA Arbitration During Start C tion	319 342 ondi- 328
Baud Rate Generator with Clock Arbitration BRG Overflow Sequence BRG Reset Due to SDA Arbitration During Start C tion Brown-out Reset (BOR)	319 342 ondi- 328 566
Baud Rate Generator with Clock Arbitration BRG Overflow Sequence BRG Reset Due to SDA Arbitration During Start C tion Brown-out Reset (BOR) Bus Collision During a Repeated Start Condition (	319 342 ondi- 328 566 Case
Baud Rate Generator with Clock Arbitration BRG Overflow Sequence BRG Reset Due to SDA Arbitration During Start C tion Brown-out Reset (BOR) Bus Collision During a Repeated Start Condition (	319 342 ondi- 328 566 Case
Baud Rate Generator with Clock Arbitration BRG Overflow Sequence BRG Reset Due to SDA Arbitration During Start C tion Brown-out Reset (BOR) Bus Collision During a Repeated Start Condition ( 1)	319 342 ondi- 328 566 Case 329
Baud Rate Generator with Clock Arbitration BRG Overflow Sequence BRG Reset Due to SDA Arbitration During Start C tion Brown-out Reset (BOR) Bus Collision During a Repeated Start Condition ( 1) Bus Collision During a Repeated Start Condition (	319 342 condi- 328 566 Case 329 Case
Baud Rate Generator with Clock Arbitration BRG Overflow Sequence BRG Reset Due to SDA Arbitration During Start C tion Brown-out Reset (BOR) Bus Collision During a Repeated Start Condition ( 1) Bus Collision During a Repeated Start Condition ( 2)	319 342 328 566 Case 329 Case 329
Baud Rate Generator with Clock Arbitration BRG Overflow Sequence BRG Reset Due to SDA Arbitration During Start C tion Brown-out Reset (BOR) Bus Collision During a Repeated Start Condition ( 1) Bus Collision During a Repeated Start Condition (	319 342 328 566 Case 329 Case 329
<ul> <li>Baud Rate Generator with Clock Arbitration</li> <li>BRG Overflow Sequence</li> <li>BRG Reset Due to SDA Arbitration During Start C tion</li> <li>Brown-out Reset (BOR)</li> <li>Bus Collision During a Repeated Start Condition ( 1)</li> <li>Bus Collision During a Repeated Start Condition ( 2)</li> <li>Bus Collision During a Start Condition (SCL = 0)</li> </ul>	319 342 ondi- 328 566 Case 329 Case 329 328
<ul> <li>Baud Rate Generator with Clock Arbitration</li> <li>BRG Overflow Sequence</li> <li>BRG Reset Due to SDA Arbitration During Start C tion</li> <li>Brown-out Reset (BOR)</li> <li>Bus Collision During a Repeated Start Condition (1)</li> <li>Bus Collision During a Repeated Start Condition (2)</li> <li>Bus Collision During a Start Condition (SCL = 0)</li> <li>Bus Collision During a Stop Condition (Case 1)</li> </ul>	319 342 ondi- 328 566 Case 329 Case 329 328 330
<ul> <li>Baud Rate Generator with Clock Arbitration</li> <li>BRG Overflow Sequence</li> <li>BRG Reset Due to SDA Arbitration During Start C tion</li> <li>Brown-out Reset (BOR)</li> <li>Bus Collision During a Repeated Start Condition ( 1)</li> <li>Bus Collision During a Repeated Start Condition ( 2)</li> <li>Bus Collision During a Start Condition (SCL = 0)</li> <li>Bus Collision During a Stop Condition (Case 1)</li> <li>Bus Collision During a Stop Condition (Case 2)</li> </ul>	319 342 ondi- 328 566 Case 329 Case 329 329 328 330 330
<ul> <li>Baud Rate Generator with Clock Arbitration</li> <li>BRG Overflow Sequence</li> <li>BRG Reset Due to SDA Arbitration During Start C tion</li> <li>Brown-out Reset (BOR)</li> <li>Bus Collision During a Repeated Start Condition (1)</li> <li>Bus Collision During a Repeated Start Condition (2)</li> <li>Bus Collision During a Start Condition (SCL = 0)</li> <li>Bus Collision During a Stop Condition (Case 1)</li> <li>Bus Collision During a Stop Condition (Case 2)</li> <li>Bus Collision During Start Condition (SDA Only)</li> </ul>	319 342 condi- 328 566 Case 329 Case 329 328 330 330 327
<ul> <li>Baud Rate Generator with Clock Arbitration</li> <li>BRG Overflow Sequence</li> <li>BRG Reset Due to SDA Arbitration During Start C tion</li> <li>Brown-out Reset (BOR)</li> <li>Bus Collision During a Repeated Start Condition (1)</li> <li>Bus Collision During a Repeated Start Condition (2)</li> <li>Bus Collision During a Start Condition (SCL = 0)</li> <li>Bus Collision During a Stop Condition (Case 1)</li> <li>Bus Collision During a Stop Condition (Case 2)</li> <li>Bus Collision During Start Condition (SDA Only)</li> </ul>	319 342 condi- 328 566 Case 329 Case 329 328 330 330 327
<ul> <li>Baud Rate Generator with Clock Arbitration</li> <li>BRG Overflow Sequence</li> <li>BRG Reset Due to SDA Arbitration During Start C tion</li> <li>Brown-out Reset (BOR)</li> <li>Bus Collision During a Repeated Start Condition (1)</li> <li>Bus Collision During a Repeated Start Condition (2)</li> <li>Bus Collision During a Start Condition (SCL = 0)</li> <li>Bus Collision During a Stop Condition (Case 1)</li> <li>Bus Collision During a Stop Condition (Case 2)</li> <li>Bus Collision During Start Condition (SDA Only)</li> <li>Bus Collision for Transmit and Acknowledge</li> </ul>	319 342 condi- 328 566 Case 329 Case 329 Case 329 328 330 330 327 326
<ul> <li>Baud Rate Generator with Clock Arbitration</li> <li>BRG Overflow Sequence</li> <li>BRG Reset Due to SDA Arbitration During Start C tion</li> <li>Brown-out Reset (BOR)</li> <li>Bus Collision During a Repeated Start Condition (1)</li> <li>Bus Collision During a Repeated Start Condition (2)</li> <li>Bus Collision During a Start Condition (SCL = 0)</li> <li>Bus Collision During a Stop Condition (Case 1)</li> <li>Bus Collision During a Stop Condition (Case 2)</li> <li>Bus Collision During Start Condition (SDA Only)</li> <li>Bus Collision for Transmit and Acknowledge</li> <li>Capture/Compare/PWM (ECCP1, ECCP2)</li> </ul>	319 342 ondi- 328 566 Case 329 Case 329 Case 329 328 330 330 327 326 569
<ul> <li>Baud Rate Generator with Clock Arbitration</li> <li>BRG Overflow Sequence</li> <li>BRG Reset Due to SDA Arbitration During Start C tion</li> <li>Brown-out Reset (BOR)</li> <li>Bus Collision During a Repeated Start Condition (1)</li> <li>Bus Collision During a Repeated Start Condition (2)</li> <li>Bus Collision During a Start Condition (SCL = 0)</li> <li>Bus Collision During a Stop Condition (Case 1)</li> <li>Bus Collision During a Stop Condition (Case 2)</li> <li>Bus Collision During Start Condition (SDA Only)</li> <li>Bus Collision for Transmit and Acknowledge</li> <li>Capture/Compare/PWM (ECCP1, ECCP2)</li> <li>CLKO and I/O</li></ul>	319 342 ondi- 328 566 Case 329 Case 329 Case 329 328 330 330 327 326 569 564
<ul> <li>Baud Rate Generator with Clock Arbitration</li> <li>BRG Overflow Sequence</li> <li>BRG Reset Due to SDA Arbitration During Start C tion</li> <li>Brown-out Reset (BOR)</li> <li>Bus Collision During a Repeated Start Condition (1)</li> <li>Bus Collision During a Repeated Start Condition (2)</li> <li>Bus Collision During a Start Condition (SCL = 0)</li> <li>Bus Collision During a Stop Condition (Case 1)</li> <li>Bus Collision During a Stop Condition (Case 2)</li> <li>Bus Collision During Start Condition (SDA Only)</li> <li>Bus Collision for Transmit and Acknowledge</li> <li>Capture/Compare/PWM (ECCP1, ECCP2)</li> <li>CLKO and I/O</li> <li>Clock/Instruction Cycle</li> </ul>	319 342 ondi- 328 566 Case 329 Case 329 Case 329 328 330 330 327 326 569 564 106
<ul> <li>Baud Rate Generator with Clock Arbitration</li> <li>BRG Overflow Sequence</li> <li>BRG Reset Due to SDA Arbitration During Start C tion</li> <li>Brown-out Reset (BOR)</li> <li>Bus Collision During a Repeated Start Condition (1)</li> <li>Bus Collision During a Repeated Start Condition (2)</li> <li>Bus Collision During a Start Condition (SCL = 0)</li> <li>Bus Collision During a Stop Condition (Case 1)</li> <li>Bus Collision During a Stop Condition (Case 2)</li> <li>Bus Collision During Start Condition (SDA Only)</li> <li>Bus Collision for Transmit and Acknowledge</li> <li>Capture/Compare/PWM (ECCP1, ECCP2)</li> <li>CLKO and I/O</li> <li>Clock/Instruction Cycle</li> </ul>	319 342 ondi- 328 566 Case 329 Case 329 Case 329 328 330 330 327 326 569 564 106
<ul> <li>Baud Rate Generator with Clock Arbitration</li> <li>BRG Overflow Sequence</li> <li>BRG Reset Due to SDA Arbitration During Start C tion</li> <li>Brown-out Reset (BOR)</li> <li>Bus Collision During a Repeated Start Condition (1)</li> <li>Bus Collision During a Repeated Start Condition (2)</li> <li>Bus Collision During a Start Condition (SCL = 0)</li> <li>Bus Collision During a Stop Condition (Case 1)</li> <li>Bus Collision During a Stop Condition (Case 2)</li> <li>Bus Collision During Start Condition (SDA Only)</li> <li>Bus Collision for Transmit and Acknowledge</li> <li>Capture/Compare/PWM (ECCP1, ECCP2)</li> <li>CLKO and I/O</li> <li>Clock/Instruction Cycle</li> <li>DSM Carrier High Synchronization (MDCHSYNC</li> </ul>	319 342 condi- 328 566 Case 329 Case 329 Case 329 328 330 327 326 569 564 106 = 1,
<ul> <li>Baud Rate Generator with Clock Arbitration</li> <li>BRG Overflow Sequence</li> <li>BRG Reset Due to SDA Arbitration During Start C tion</li> <li>Brown-out Reset (BOR)</li> <li>Bus Collision During a Repeated Start Condition (1)</li> <li>Bus Collision During a Repeated Start Condition (2)</li> <li>Bus Collision During a Start Condition (SCL = 0)</li> <li>Bus Collision During a Stop Condition (Case 1)</li> <li>Bus Collision During a Stop Condition (Case 2)</li> <li>Bus Collision During Start Condition (SDA Only)</li> <li>Bus Collision for Transmit and Acknowledge</li> <li>Capture/Compare/PWM (ECCP1, ECCP2)</li> <li>CLKO and I/O</li> <li>Clock/Instruction Cycle</li> <li>DSM Carrier High Synchronization (MDCHSYNC MDCLSYNC = 0)</li> </ul>	319 342 condi- 328 566 Case 329 Case 329 Case 329 Case 329 Case 329 Case 329 Case 329 Case 329 Case 329 Case 329 Case 329 Case 329 Case 329 Case 329 Case 329 Case 329 Case 329 Case 329 Case 329 Case 329 Case 329 Case 329 Case 329 Case 329 Case 329 Case 329 Case 329 Case 329 Case 329 Case 329 Case 329 328 320 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329
<ul> <li>Baud Rate Generator with Clock Arbitration</li> <li>BRG Overflow Sequence</li> <li>BRG Reset Due to SDA Arbitration During Start C tion</li> <li>Brown-out Reset (BOR)</li> <li>Bus Collision During a Repeated Start Condition (1)</li> <li>Bus Collision During a Repeated Start Condition (2)</li> <li>Bus Collision During a Start Condition (SCL = 0)</li> <li>Bus Collision During a Stop Condition (Case 1)</li> <li>Bus Collision During a Stop Condition (Case 2)</li> <li>Bus Collision During Start Condition (SDA Only)</li> <li>Bus Collision for Transmit and Acknowledge</li> <li>Capture/Compare/PWM (ECCP1, ECCP2)</li> <li>CLKO and I/O</li> <li>Clock/Instruction Cycle</li> <li>DSM Carrier High Synchronization (MDCHSYNC MDCLSYNC = 0)</li> <li>DSM Carrier Low Synchronization (MDCHSYNC</li> </ul>	319 342 condi- 328 566 Case 329 Case 329 Case 329 Case 329 Case 329 Case 329 Case 329 Case 329 Case 329 Case 329 Case 329 Case 329 Case 329 Case 329 Case 329 Case 329 Case 329 Case 329 Case 329 Case 329 Case 329 Case 329 Case 329 Case 329 Case 329 Case 329 Case 329 Case 329 Case 329 Case 329 Case 329 328 320 329 328 329 329 328 329 329 328 329 329 329 328 329 329 329 329 329 329 329 329 329 329 320 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329
<ul> <li>Baud Rate Generator with Clock Arbitration</li></ul>	319 342 condi- 328 566 Case 329 Case 329 Case 329 330 330 330 326 326 326 329 326 326 329 326 329 326 329 326 329 326 329 326 329 329 326 329 329 329 326 329 329 329 329 329 329 326 329 329 329 329 329 329 329 329 329 329 329 329 329 329 326 329 329 326 329 326 329 326 329 326 329 326 329 326 329 326 326 326 329 326 326 329 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326
<ul> <li>Baud Rate Generator with Clock Arbitration</li></ul>	319 342 condi- 328 566 Case 329 Case 329 Case 329 330 330 330 326 326 326 329 326 326 329 326 329 326 329 326 329 326 329 326 329 329 326 329 329 329 326 329 329 329 329 329 329 326 329 329 329 329 329 329 329 329 329 329 329 329 329 329 326 329 329 326 329 326 329 326 329 326 329 326 329 326 329 326 326 326 329 326 326 329 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326
<ul> <li>Baud Rate Generator with Clock Arbitration</li> <li>BRG Overflow Sequence</li> <li>BRG Reset Due to SDA Arbitration During Start C tion</li> <li>Brown-out Reset (BOR)</li> <li>Bus Collision During a Repeated Start Condition (1)</li> <li>Bus Collision During a Repeated Start Condition (2)</li> <li>Bus Collision During a Start Condition (SCL = 0)</li> <li>Bus Collision During a Stop Condition (Case 1)</li> <li>Bus Collision During a Stop Condition (Case 2)</li> <li>Bus Collision During Start Condition (SDA Only)</li> <li>Bus Collision for Transmit and Acknowledge</li> <li>Capture/Compare/PWM (ECCP1, ECCP2)</li> <li>CLKO and I/O</li> <li>Clock/Instruction Cycle</li> <li>DSM Carrier High Synchronization (MDCHSYNC MDCLSYNC = 0)</li> <li>DSM Carrier Low Synchronization (MDCHSYNC = 1)</li> <li>DSM Full Synchronization (MDCHSYNC = 1)</li> </ul>	319 342 condi- 328 566 Case 329 Case 329 Case 329 Case 329 Case 329 Case 329 Case 329 Case 329 Case 329 Case 329 Case 329 Case 329 Case 329 Case 329 Case 329 Case 329 Case 329 Case 329 Case 329 Case 329 Case 329 Case 329 Case 329 Case 329 Case 329 Case 329 Case 329 Case 329 328 330 320 329 329 328 329 329 329 328 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 
<ul> <li>Baud Rate Generator with Clock Arbitration</li></ul>	319 342 condi- 328 566 Case 329 Case 329 Case 329 330 330 330 327 326 327 564 106 = 1,198 MD- 199
<ul> <li>Baud Rate Generator with Clock Arbitration</li> <li>BRG Overflow Sequence</li> <li>BRG Reset Due to SDA Arbitration During Start C tion</li> <li>Brown-out Reset (BOR)</li> <li>Bus Collision During a Repeated Start Condition (1)</li> <li>Bus Collision During a Repeated Start Condition (2)</li> <li>Bus Collision During a Start Condition (SCL = 0)</li> <li>Bus Collision During a Start Condition (Case 1)</li> <li>Bus Collision During a Stop Condition (Case 2)</li> <li>Bus Collision During a Stop Condition (Case 2)</li> <li>Bus Collision During Start Condition (SDA Only)</li> <li>Bus Collision for Transmit and Acknowledge</li> <li>Capture/Compare/PWM (ECCP1, ECCP2)</li> <li>CLKO and I/O</li> <li>Clock/Instruction Cycle</li> <li>DSM Carrier High Synchronization (MDCHSYNC MDCLSYNC = 0)</li> <li>DSM Full Synchronization (MDCHSYNC = 1, CLSYNC = 1)</li> <li>DSM No Synchronization (MDCHSYNC = 0, MICCHSYNC = 0)</li> </ul>	319 342 condi- 328 566 Case 329 Case 329 Case 329 Case 329 Case 329 Case 329 Case 329 326 320 326 320 564 326 329 564 329 564 329 564 329 565 329 565 329 329 326 329 329 326 329 329 326 329 329 329 326 329 329 329 326 329 329 326 329 326 329 326 329 326 329 326 329 326 329 326 329 326 326 329 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 
<ul> <li>Baud Rate Generator with Clock Arbitration</li></ul>	319 342 condi- 328 566 Case 329 Case 329 Case 329 Case 329 Case 329 Case 329 Case 329 326 320 326 320 564 326 329 564 329 564 329 564 329 565 329 565 329 329 326 329 329 326 329 329 326 329 329 329 326 329 329 329 326 329 329 326 329 326 329 326 329 326 329 326 329 326 329 326 329 326 326 329 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 326 
<ul> <li>Baud Rate Generator with Clock Arbitration</li></ul>	319 342 condi- 328 566 Case 329 Case 329 Case 329 Case 329 320 320 320 320 327 326 327 326 329 564 329 320 320 327 564 329 564 329 564 329 329 565 329 329 329 329 329 565 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 326 329 329 329 326 329 329 326 329 326 329 326 329 326 329 326 329 326 329 326 329 326 329 326 329 326 329 326 329 564 106 
<ul> <li>Baud Rate Generator with Clock Arbitration</li> <li>BRG Overflow Sequence</li> <li>BRG Reset Due to SDA Arbitration During Start C tion</li> <li>Brown-out Reset (BOR)</li> <li>Bus Collision During a Repeated Start Condition (1)</li> <li>Bus Collision During a Repeated Start Condition (2)</li> <li>Bus Collision During a Start Condition (SCL = 0)</li> <li>Bus Collision During a Start Condition (Case 1)</li> <li>Bus Collision During a Stop Condition (Case 2)</li> <li>Bus Collision During a Stop Condition (Case 2)</li> <li>Bus Collision During Start Condition (SDA Only)</li> <li>Bus Collision for Transmit and Acknowledge</li> <li>Capture/Compare/PWM (ECCP1, ECCP2)</li> <li>CLKO and I/O</li> <li>Clock/Instruction Cycle</li> <li>DSM Carrier High Synchronization (MDCHSYNC MDCLSYNC = 0)</li> <li>DSM Full Synchronization (MDCHSYNC = 1, CLSYNC = 1)</li> <li>DSM No Synchronization (MDCHSYNC = 0, MICCHSYNC = 0)</li> </ul>	319 342 condi- 328 566 Case 329 Case 329 Case 329 Case 329 320 320 320 320 320 320 320 320 320 320 320 320 320 320 320 320 320 320 320 320 320 320 320 320 320 320 320 320 320 320 320 320 320 320 320 320 320 320 320 320 320 320 320 320 320 320 320 320 320 320 320 320 320 320 320 320 320 320 320 320 320 320 320 320 320 320 320 320 320 320 320 320 320 320 320 320 320 320 320 320 320 320 320 320 320 320 320 320 320 320 320 320 320 320 320 320 320 320 320 320 320 320 320 320 320 320 320 320 320 320 320 320 320 320 320 320 320 320 320 320 320 320 320 320 320 320 320 320 320 320 320 320 320 320 320 320 320 320 320 320 320 320 320 320 320 320 320 320 320 320 320 320 320 320 320 320 320 320 320 320 320 320 320 320 320 320 320 320 320 320 320 320 320 320 320 320 320 320 320 320 320 320 320 320 320 320 320 320 320 320 320 320 320 320 320 320 320 320 320 320 320 320 320 320 320 320 320 320 320 320 320 320 320 320 320 320 320 320 320 320 320 320 320 320 320 320 320 320 320 320 320 320 320 320 320 320 320 320 320 320 320 320 320 320 

Enhanced PWM Output (Active-Low)
EUSART/AUSART Synchronous Receive (Master/ Slave)
Example SPI Master Mode (CKE = 0)
Example SPI Master Mode (CKE = 1)
Example SPI Slave Mode (CKE = 0)
Example SPI Slave Mode (CKE = 1)
External Clock
Fail-Safe Clock Monitor (FSCM) 478
First Start Bit Timing
Full-Bridge PWM Output 276
Half-Bridge PWM Output 274, 281
High-Voltage Detect Operation (VDIRMAG = 1) 389
HLVD Characteristics
I ² C Acknowledge Sequence
I ² C Bus Data
I ² C Bus Start/Stop Bits
I ² C Master Mode (7 or 10-Bit Transmission)
I ² C Master Mode (7-Bit Reception) 324
I ² C Slave Mode (10-Bit Reception, SEN = 0, ADMSK =
01001)
$I^2C$ Slave Mode (10-Bit Reception, SEN = 0)
$I^2C$ Slave Mode (10-Bit Reception, SEN = 1)
I ² C Slave Mode (10-Bit Transmission)
$I^2C$ Slave Mode (7-bit Reception, SEN = 0, ADMSK =
01011)
$I^2C$ Slave Mode (7-Bit Reception, SEN = 0)
$I^2C$ Slave Mode (7-Bit Reception, SEN = 1)
I ² C Slave Mode (7-Bit Transmission)
I ² C Slave Mode General Call Address Sequence (7 or 10-Bit Addressing Mode)
I ² C Stop Condition Receive or Transmit Mode
Low-Voltage Detect Operation (VDIRMAG = 0)
MSSP Clock Synchronization
MSSP I ² C Bus Data
MSSP I ² C Bus Start/Stop Bits
Parallel Slave Port (PSP) Read
Parallel Slave Port (PSP) Write
PWM Auto-Shutdown with Auto-Restart Enabled 280
PWM Auto-Shutdown with Firmware Restart
PWM Direction Change
PWM Direction Change at Near 100% Duty Cycle 278
PWM Output
Repeated Start Condition 321
Reset, Watchdog Timer (WDT), Oscillator Start-up Timer
(OST) and Power-up Timer (PWRT) 565
Send Break Character Sequence 350
Slave Synchronization
Slow Rise Time (MCLR Tied to VDD, VDD Rise > TPWRT) 85
SPI Mode (Master Mode) 292
SPI Mode (Slave Mode, CKE = 0) 294
SPI Mode (Slave Mode, CKE = 1) 294
Steering Event at Beginning of Instruction (STRSYNC =
1)
Steering Event at End of Instruction (STRSYNC = 0) 284
Synchronous Reception (Master Mode, SREN) 353
Synchronous Transmission 351
Synchronous Transmission (Through TXEN)
Time-out Sequence on POR w/ PLL Enabled (MCLR
Tied to VDD)
Time-out Sequence on Power-up (MCLR Not Tied to

VDD), Case 1
VDD), Case 2
Time-out Sequence on Power-up (MCLR Tied to VDD,
VDD Rise Tpwrt)
Timer0 and Timer1 External Clock
Timer1 Gate Count Enable Mode
Timer1 Gate Single Pulse Mode
Timer1 Gate Single Pulse/Toggle Combined Mode220 Timer1 Gate Toggle Mode
Timer3 Gate Count Enable Mode
Timer3 Gate Single Pulse Mode
Timer3 Gate Single Pulse/Toggle Combined Mode231 Timer3 Gate Toggle Mode
Transition for Entry to Idle Mode71 Transition for Entry to SEC_RUN Mode67
Transition for Entry to Sleep Mode
Transition for Two-Speed Start-up (INTOSC to HSPLL). 476
Transition for Wake from Idle to Run Mode
Transition for Wake from Sleep (HSPLL)
Transition from RC_RUN Mode to PRI_RUN Mode 69
Transition from SEC_RUN Mode to PRI_RUN Mode
(HSPLL)
Transition to RC_RUN Mode69
Timing Diagrams and Specifications
Capture/Compare/PWM Requirements
CLKO and I/O Requirements
EUSART/AUSART Synchronous Receive Requirements
578
EUSART/AUSART Synchronous Transmission Require-
ments 578
Example SPI Mode Requirements (Master Mode, CKE =
0)570
Example SPI Mode Requirements (Master Mode, CKE =
1)
Example SPI Mode Requirements (Slave Mode, CKE =
0)572
0)572 Example SPI Slave Mode Requirements (CKE = 1).573
0)572 Example SPI Slave Mode Requirements (CKE = 1).573 External Clock Requirements562
0)572 Example SPI Slave Mode Requirements (CKE = 1).573 External Clock Requirements
0)
0)
0)
0)
0)
0)
0)
0)
0)
0)
0)
0)
0)
0)
0)
0)
0)
0)
0)
0)
0)
0)
0)

559
473
473
477
472
320, 321, 322, 325
320, 321, 322, 325
617
9
523
524

## THE MICROCHIP WEB SITE

Microchip provides online support via our WWW site at www.microchip.com. This web site is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the web site contains the following information:

- Product Support Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- General Technical Support Frequently Asked Questions (FAQ), technical support requests, online discussion groups, Microchip consultant program member listing
- Business of Microchip Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

## CUSTOMER CHANGE NOTIFICATION SERVICE

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, access the Microchip web site at www.microchip.com. Under "Support", click on "Customer Change Notification" and follow the registration instructions.

## **CUSTOMER SUPPORT**

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- Local Sales Office
- Field Application Engineer (FAE)
- Technical Support
- Development Systems Information Line

Customers should contact their distributor, representative or field application engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

Technical support is available through the web site at: http://microchip.com/support

### READER RESPONSE

It is our intention to provide you with the best documentation possible to ensure successful use of your Microchip product. If you wish to provide your comments on organization, clarity, subject matter, and ways in which our documentation can better serve you, please FAX your comments to the Technical Publications Manager at (480) 792-4150.

Please list the following information, and use this outline to provide us with your comments about this document.

TO: RE:	Technical Publications Manager Reader Response	Total Pages Sent			
From	: Name				
	Company				
	Address				
	City / State / ZIP / Country				
	Telephone: ()	FAX: ()			
Appli	cation (optional):				
Woul	d you like a reply?YN				
Devid	ce: PIC18F66K80 Family	Literature Number: DS39977F			
Ques	stions:				
1. V	1. What are the best features of this document?				
_					
_					
2. How does this document meet your hardware and software development needs?					
-					
3. Do you find the organization of this document easy to follow? If not, why?					
	, , , , , , , , , , , , , , , , , , , ,				
_					
4. V	What additions to the document do you think would enhar	nce the structure and subject?			
_					
5. V	What deletions from the document could be made without	affecting the overall usefulness?			
_					
6. ls	s there any incorrect or misleading information (what and	where)?			
_					
_					
7. ⊦	low would you improve this document?				
_					
_					

## **PRODUCT IDENTIFICATION SYSTEM**

To order or obtain information, such as pricing or delivery, refer to the factory or the listed sales office.

PART NO.	<u>x /xx xxx</u>	Examples:
Device	Temperature Package Pattern Range	<ul> <li>a) PIC18F66K80-I/MR 301 = Industrial temp., QFN package, Extended VDD limits, QTP pattern #301.</li> <li>b) PIC18F66K80-I/PT = Industrial temp., TQFP</li> </ul>
Device ^(1,2)	PIC18F25K80, PIC18F26K80, PIC18F45K80, PIC18F46K80, PIC18F65K80, PIC18F66K80 VDD range 1.8V to 5V PIC18LF25K80, PIC18LF26K80, PIC18LF45K80, PIC18LF46K80, PIC18F65K80, PIC18F66K80 VDD range 1.8V to 3.6V	package, Extended VDD limits.
Temperature Range	I = $-40^{\circ}$ C to $+85^{\circ}$ C (Industrial) E = $-40^{\circ}$ C to $+125^{\circ}$ C (Extended)	
Package	P=PDIP Plastic Dual In-LineML=QFN Plastic Quad Flat, No Lead PackageSO=SOIC Plastic Small OutlineSP=SPDIP Skinny Plastic Dual In-LineSS=SSOP Plastic Shrink Small OutlinePT=TQFP Plastic Thin Quad Flatpack	Note 1:F=Standard Voltage RangeLF=Low Voltage Range2:T=in tape and reel, TQFPpackages only.
Pattern	a) QTP, SQTP, Code or Special Requirements (blank otherwise)	

NOTES:

#### Note the following details of the code protection feature on Microchip devices:

- · Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

## QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV = ISO/TS 16949=

#### Trademarks

The Microchip name and logo, the Microchip logo, dsPIC, KEELOQ, KEELOQ logo, MPLAB, PIC, PICmicro, PICSTART, PIC³² logo, rfPIC and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

FilterLab, Hampshire, HI-TECH C, Linear Active Thermistor, MXDEV, MXLAB, SEEVAL and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, Application Maestro, chipKIT, chipKIT logo, CodeGuard, dsPICDEM, dsPICDEM.net, dsPICworks, dsSPEAK, ECAN, ECONOMONITOR, FanSense, HI-TIDE, In-Circuit Serial Programming, ICSP, Mindi, MiWi, MPASM, MPLAB Certified logo, MPLIB, MPLINK, mTouch, Omniscient Code Generation, PICC, PICC-18, PICDEM, PICDEM.net, PICkit, PICtail, REAL ICE, rfLAB, Select Mode, Total Endurance, TSHARC, UniWinDriver, WiperLock and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.

© 2010-2012, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.



ISBN: 978-1-62076-074-1

Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELOQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and mulfacture of development systems is ISO 9001:2000 certified.



## **Worldwide Sales and Service**

### AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: http://www.microchip.com/ support

Web Address: www.microchip.com

Atlanta Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

Boston Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL Tel: 630-285-0071 Fax: 630-285-0075

**Cleveland** Independence, OH Tel: 216-447-0464 Fax: 216-447-0643

**Dallas** Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit Farmington Hills, MI Tel: 248-538-2250 Fax: 248-538-2260

Indianapolis Noblesville, IN Tel: 317-773-8323 Fax: 317-773-5453

Los Angeles Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608

Santa Clara Santa Clara, CA Tel: 408-961-6444 Fax: 408-961-6445

Toronto Mississauga, Ontario, Canada Tel: 905-673-0699 Fax: 905-673-6509

### ASIA/PACIFIC

Asia Pacific Office Suites 3707-14, 37th Floor Tower 6, The Gateway Harbour City, Kowloon Hong Kong Tel: 852-2401-1200 Fax: 852-2401-3431 Australia - Sydney

Tel: 61-2-9868-6733 Fax: 61-2-9868-6755

**China - Beijing** Tel: 86-10-8569-7000 Fax: 86-10-8528-2104

**China - Chengdu** Tel: 86-28-8665-5511 Fax: 86-28-8665-7889

**China - Chongqing** Tel: 86-23-8980-9588 Fax: 86-23-8980-9500

**China - Hangzhou** Tel: 86-571-2819-3187 Fax: 86-571-2819-3189

China - Hong Kong SAR Tel: 852-2401-1200

Fax: 852-2401-3431 China - Nanjing Tel: 86-25-8473-2460

Fax: 86-25-8473-2470 China - Qingdao Tel: 86-532-8502-7355 Fax: 86-532-8502-7205

**China - Shanghai** Tel: 86-21-5407-5533 Fax: 86-21-5407-5066

China - Shenyang Tel: 86-24-2334-2829 Fax: 86-24-2334-2393

**China - Shenzhen** Tel: 86-755-8203-2660 Fax: 86-755-8203-1760

**China - Wuhan** Tel: 86-27-5980-5300 Fax: 86-27-5980-5118

**China - Xian** Tel: 86-29-8833-7252 Fax: 86-29-8833-7256

**China - Xiamen** Tel: 86-592-2388138 Fax: 86-592-2388130

**China - Zhuhai** Tel: 86-756-3210040 Fax: 86-756-3210049

### ASIA/PACIFIC

India - Bangalore Tel: 91-80-3090-4444 Fax: 91-80-3090-4123

**India - New Delhi** Tel: 91-11-4160-8631 Fax: 91-11-4160-8632

India - Pune Tel: 91-20-2566-1512 Fax: 91-20-2566-1513

**Japan - Osaka** Tel: 81-66-152-7160 Fax: 81-66-152-9310

**Japan - Yokohama** Tel: 81-45-471- 6166 Fax: 81-45-471-6122

**Korea - Daegu** Tel: 82-53-744-4301 Fax: 82-53-744-4302

Korea - Seoul Tel: 82-2-554-7200 Fax: 82-2-558-5932 or 82-2-558-5934

Malaysia - Kuala Lumpur Tel: 60-3-6201-9857 Fax: 60-3-6201-9859

**Malaysia - Penang** Tel: 60-4-227-8870 Fax: 60-4-227-4068

Philippines - Manila Tel: 63-2-634-9065 Fax: 63-2-634-9069

**Singapore** Tel: 65-6334-8870 Fax: 65-6334-8850

Taiwan - Hsin Chu Tel: 886-3-5778-366 Fax: 886-3-5770-955

Taiwan - Kaohsiung Tel: 886-7-536-4818 Fax: 886-7-330-9305

Taiwan - Taipei Tel: 886-2-2500-6610 Fax: 886-2-2508-0102

**Thailand - Bangkok** Tel: 66-2-694-1351 Fax: 66-2-694-1350

### EUROPE

Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393 Denmark - Copenhagen Tel: 45-4450-2828 Fax: 45-4485-2829

France - Paris Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

**Germany - Munich** Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

**Italy - Milan** Tel: 39-0331-742611 Fax: 39-0331-466781

Netherlands - Drunen Tel: 31-416-690399 Fax: 31-416-690340

**Spain - Madrid** Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

**UK - Wokingham** Tel: 44-118-921-5869 Fax: 44-118-921-5820