

### FEATURES

- Low Standby-Current Consumption of 10  $\mu\text{A}$  Max
- I<sup>2</sup>C to Parallel-Port Expander
- Open-Drain Interrupt Output
- Compatible With Most Microcontrollers
- 400-kHz Fast I<sup>2</sup>C Bus
- Address by Three Hardware Address Pins for Use of up to Eight Devices
- Latched Outputs With High-Current Drive

|   | (TOP VIEW)  |  |   |  |  |  |
|---|---|--|---|--|--|--|
| INT (<br>A1 (<br>A2 (<br>P00 (<br>P01 (<br>P02 (<br>P03 (<br>P03 (<br>P03 (<br>P05 (<br>P06 (<br>P07 (<br>GND ( | 1<br>2<br>3<br>4<br>5<br>6<br>7<br>8<br>9<br>10<br>11<br>12 | 24<br>23<br>22<br>21<br>20<br>19<br>18<br>17<br>16<br>15<br>14<br>13 | V <sub>CC</sub><br>SDA<br>SCL<br>A0<br>P17<br>P16<br>P15<br>P14<br>P13<br>P12<br>P11<br>P10 | P00<br>P01<br>P03<br>P03<br>P04<br>P05 |  |  |
|   |   |  |   |  |  |  |

DB, DBQ, DGV, DW, OR PW PACKAGE

Capability for Directly Driving LEDs

- Current Source to V<sub>CC</sub> for Actively Driving a High at the Output
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22
  - 2000-V Human-Body Model (A114-A)
  - 200-V Machine Model (A115-A)
  - 1000-V Charged-Device Model (C101)

| RGE PACKAGE |
|-------------|
| (TOP VIEW)  |
|             |



### **DESCRIPTION/ORDERING INFORMATION**

This 16-bit I/O expander for the two-line bidirectional bus ( $I^2C$ ) is designed for 2.5-V to 5.5-V V<sub>CC</sub> operation.

| T <sub>A</sub> | P/          | PACKAGE <sup>(1)</sup> ORDERABLE PART NUM |             | IBER TOP-SIDE MARKING |  |
|----------------|-------------|---|-------------|-----------------------|--|
|                | SSOP – DB   | Reel of 2000                              | PCF8575DBR  | PF575                 |  |
|                | QSOP – DBQ  | Reel of 2500                              | PCF8575DBQR | PCF8575               |  |
| 4000 / 0500    | TVSOP – DGV | Reel of 2000                              | PCF8575DGVR | PF575                 |  |
|                | SOIC - DW   | Tube of 25                                | PCF8575DW   | DOFOSTS               |  |
| –40°C to 85°C  | 50IC - DW   | Reel of 2000                              | PCF8575DWR  | – PCF8575             |  |
|                |             | Tube of 60                                | PCF8575PW   | DECZE                 |  |
|                | TSSOP – PW  | Reel of 1200                              | PCF8575PWR  | – PF575               |  |
|                | QFN – RGE   | Reel of 3000                              | PCF8575RGER | PF575                 |  |

#### ORDERING INFORMATION

(1) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



SCPS121D-JANUARY 2005-REVISED APRIL 2007

### **DESCRIPTION/ORDERING INFORMATION (CONTINUED)**

The PCF8575 provides general-purpose remote I/O expansion for most microcontroller families via the I<sup>2</sup>C interface serial clock (SCL) and serial data (SDA).

The device features a 16-bit quasi-bidirectional input/output (I/O) port (P07–P00, P17–P10), including latched outputs with high-current drive capability for directly driving LEDs. Each quasi-bidirectional I/O can be used as an input or output without the use of a data-direction control signal. At power on, the I/Os are high. In this mode, only a current source ( $I_{OH}$ ) to  $V_{CC}$  is active. An additional strong pullup to  $V_{CC}$  ( $I_{OHT}$ ) allows fast-rising edges into heavily loaded outputs. This device turns on when an output is written high and is switched off by the negative edge of SCL. The I/Os should be high before being used as inputs. After power on, as all the I/Os are set high, all of them can be used as inputs. Any change in setting of the I/Os as either input or outputs can be done with the write mode. If a high is applied externally to an I/O that has been written earlier to low, a large current ( $I_{OL}$ ) will flow to GND.

The PCF8575 provides an open-drain interrupt ( $\overline{INT}$ ) output, which can be connected to the interrupt input of a microcontroller. An interrupt is generated by any rising or falling edge of the port inputs in the input mode. After time, t<sub>iv</sub>, the signal  $\overline{INT}$  is valid. Resetting and reactivating the interrupt circuit is achieved when data on the port is changed to the original setting, or data is read from or written to the port that generated the interrupt. Resetting occurs in the read mode at the acknowledge (ACK) bit after the rising edge of the SCL signal or in the write mode at the ACK bit after the falling edge of the SCL signal. Interrupts that occur during the ACK clock pulse can be lost (or be very short), due to the resetting of the interrupt during this pulse. Each change of the I/Os after resetting is detected and is transmitted as  $\overline{INT}$ . Reading from or writing to another device does not affect the interrupt circuit.

By sending an interrupt signal on this line, the remote I/O can inform the microcontroller if there is incoming data on its ports, without having to communicate via the I<sup>2</sup>C bus. Thus, the PCF8575 can remain a simple slave device.

Every data transmission to or from the PCF8575 must consist of an even number of bytes. The first data byte in every pair refers to port 0 (P07–P00), and the second data byte in every pair refers to port 1 (P17–P10). To write to the ports (output mode), the master first addresses the slave device, setting the last bit of the byte containing the slave address to logic 0. The PCF8575 acknowledges, and the master sends the first data byte for P07–P00. After the first data byte is acknowledged by the PCF8575, the second data byte (P17–P10) is sent by the master. Once again, the PCF8575 acknowledges the receipt of the data, after which this 16-bit data is presented on the port lines.

The number of data bytes that can be sent successively is not limited. After every two bytes, the previous data is overwritten. When the PCF8575 receives the pairs of data bytes, the first byte is referred to as P07–P00 and the second byte as P17–P10. The third byte is referred to as P07–P00, the fourth byte as P17–P10, and so on.

Before reading from the PCF8575, all ports desired as input should be set to logic 1. To read from the ports (input mode), the master first addresses the slave device, setting the last bit of the byte containing the slave address to logic 1. The data bytes that follow on the SDA are the values on the ports. If the data on the input port changes faster than the master can read, this data may be lost.

When power is applied to  $V_{CC}$ , an internal power-on reset holds the PCF8575 in a reset state until  $V_{CC}$  has reached  $V_{POR}$ . At that time, the reset condition is released, and the device I<sup>2</sup>C-bus state machine initializes the bus to its default state.

The hardware pins (A0, A1, and A2) are used to program and vary the fixed I<sup>2</sup>C address and allow up to eight devices to share the same I<sup>2</sup>C bus or SMBus. The fixed I<sup>2</sup>C address of the PCF8575 is the same as the PCF8575C, PCF8574, PCA9535, and PCA9555, allowing up to eight of these devices, in any combination, to share the same I<sup>2</sup>C bus or SMBus.

SCPS121D-JANUARY 2005-REVISED APRIL 2007

#### **TERMINAL FUNCTIONS**

| NO.                         |          |                 |   |  |
|-----------------------------|----------|-----------------|---|--|
| DB, DBQ, DGV,<br>DW, AND PW | RGE NAME |                 | FUNCTION  |  |
| 1                           | 22       | INT             | Interrupt output. Connect to V <sub>CC</sub> through a pullup resistor.                   |  |
| 2                           | 23       | A1              | Address input 1. Connect directly to $V_{CC}$ or ground. Pullup resistors are not needed. |  |
| 3                           | 24       | A2              | Address input 2. Connect directly to $V_{CC}$ or ground. Pullup resistors are not needed. |  |
| 4                           | 1        | P00             | P-port input/output. Push-pull design structure.  |  |
| 5                           | 2        | P01             | P-port input/output. Push-pull design structure.  |  |
| 6                           | 3        | P02             | P-port input/output. Push-pull design structure.  |  |
| 7                           | 4        | P03             | P-port input/output. Push-pull design structure.  |  |
| 8                           | 5        | P04             | P-port input/output. Push-pull design structure.  |  |
| 9                           | 6        | P05             | P-port input/output. Push-pull design structure.  |  |
| 10                          | 7        | P06             | P-port input/output. Push-pull design structure.  |  |
| 11                          | 8        | P07             | P-port input/output. Push-pull design structure.  |  |
| 12                          | 9        | GND             | Ground  |  |
| 13                          | 10       | P10             | P-port input/output. Push-pull design structure.  |  |
| 14                          | 11       | P11             | P-port input/output. Push-pull design structure.  |  |
| 15                          | 12       | P12             | P-port input/output. Push-pull design structure.  |  |
| 16                          | 13       | P13             | P-port input/output. Push-pull design structure.  |  |
| 17                          | 14       | P14             | P-port input/output. Push-pull design structure.  |  |
| 18                          | 15       | P15             | P-port input/output. Push-pull design structure.  |  |
| 19                          | 16       | P16             | P-port input/output. Push-pull design structure.  |  |
| 20                          | 17       | P17             | P-port input/output. Push-pull design structure.  |  |
| 21                          | 18       | A0              | Address input 0. Connect directly to $V_{CC}$ or ground. Pullup resistors are not needed. |  |
| 22                          | 19       | SCL             | Serial clock line. Connect to $V_{CC}$ through a pullup resistor                          |  |
| 23                          | 20       | SDA             | Serial data line. Connect to $V_{CC}$ through a pullup resistor.                          |  |
| 24                          | 21       | V <sub>CC</sub> | Supply voltage  |  |

SCPS121D-JANUARY 2005-REVISED APRIL 2007



LOGIC DIAGRAM (POSITIVE LOGIC)



### SIMPLIFIED SCHEMATIC DIAGRAM OF EACH P-PORT INPUT/OUTPUT





#### I<sup>2</sup>C Interface

The bidirectional  $I^2C$  bus consists of the serial clock (SCL) and serial data (SDA) lines. Both lines must be connected to a positive supply via a pullup resistor when connected to the output stages of a device. Data transfer may be initiated only when the bus is not busy.

 $I^2C$  communication with this device is initiated by a master sending a Start condition, a high-to-low transition on the SDA input/output while the SCL input is high (see Figure 1). After the Start condition, the device address byte is sent, most significant bit (MSB) first, including the data direction bit (R/W). This device does not respond to the general call address. After receiving the valid address byte, this device responds with an ACK, a low on the SDA input/output during the high of the ACK-related clock pulse. The address inputs (A2–A0) of the slave device must not be changed between the Start and Stop conditions.

The data byte follows the address ACK. If the  $R/\overline{W}$  bit is high, the data from this device are the values read from the P port. If the  $R/\overline{W}$  bit is low, the data are from the master, to be output to the P port. The data byte is followed by an ACK sent from this device. If other data bytes are sent from the master, following the ACK, they are ignored by this device. Data are output only if complete bytes are received and acknowledged. The output data is valid at time  $(t_{ov})$  after the low-to-high transition of SCL, during the clock cycle for the ACK.

On the I<sup>2</sup>C bus, only one data bit is transferred during each clock pulse. The data on the SDA line must remain stable during the high pulse of the clock period, as changes in the data line at this time are interpreted as control commands (Start or Stop) (see Figure 2).

A Stop condition, a low-to-high transition on the SDA input/output while the SCL input is high, is sent by the master (see Figure 1).

The number of data bytes transferred between the Start and Stop conditions from transmitter to receiver is not limited. Each byte of eight bits is followed by one ACK bit. The transmitter must release the SDA line before the receiver can send an ACK bit.

A slave receiver that is addressed must generate an ACK after the reception of each byte. Also, a master must generate an ACK after the reception of each byte that has been clocked out of the slave transmitter. The device that acknowledges has to pull down the SDA line during the ACK clock pulse so that the SDA line is stable low during the high pulse of the ACK-related clock period (see Figure 3). Setup and hold times must be taken into account.

A master receiver must signal an end of data to the transmitter by not generating an acknowledge (NACK) after the last byte that has been clocked out of the slave. This is done by the master receiver by holding the SDA line high. In this event, the transmitter must release the data line to enable the master to generate a Stop condition.



Figure 1. Definition of Start and Stop Conditions

SCPS121D-JANUARY 2005-REVISED APRIL 2007







| BYTE                           |         |     |     |     | BIT |     |     |         |
|--------------------------------|---------|-----|-----|-----|-----|-----|-----|---------|
| DIIC                           | 7 (MSB) | 6   | 5   | 4   | 3   | 2   | 1   | 0 (LSB) |
| I <sup>2</sup> C slave address | L       | Н   | L   | L   | A2  | A1  | A0  | R/W     |
| P0x I/O data bus               | P07     | P06 | P05 | P04 | P03 | P02 | P01 | P00     |
| P1x I/O data bus               | P17     | P16 | P15 | P14 | P13 | P12 | P11 | P10     |

#### Interface Definition

6

SCPS121D-JANUARY 2005-REVISED APRIL 2007



Į,

Texas truments

www.ti.com

INT

- t<sub>iv</sub>

t<sub>ir</sub>



A low-to-high transition of SDA while SCL is high is defined as the stop condition (P). The transfer of data can be stopped at any moment by a stop condition. When this occurs, data present at the latest ACK phase is valid (output mode). Input data is lost.

Figure 5. Read Mode (Input)

t<sub>ir</sub>

SCPS121D-JANUARY 2005-REVISED APRIL 2007



#### Address Reference

|    | INPUTS |    | I <sup>2</sup> C BUS SLAVE ADDRESS |
|----|--------|----|------------------------------------|
| A2 | A1     | A0 | IC BUS SLAVE ADDRESS               |
| L  | L      | L  | 32 (decimal), 20 (hexadecimal)     |
| L  | L      | Н  | 33 (decimal), 21 (hexadecimal)     |
| L  | Н      | L  | 34 (decimal), 22 (hexadecimal)     |
| L  | Н      | Н  | 35 (decimal), 23 (hexadecimal)     |
| Н  | L      | L  | 36 (decimal), 24 (hexadecimal)     |
| Н  | L      | Н  | 37 (decimal), 25 (hexadecimal)     |
| Н  | н      | L  | 38 (decimal), 26 (hexadecimal)     |
| Н  | Н      | Н  | 39 (decimal), 27 (hexadecimal)     |

### Absolute Maximum Ratings<sup>(1)</sup>

over operating free-air temperature range (unless otherwise noted)

|                  |   |  | MIN  | MAX                   | UNIT |
|------------------|---|--|------|-----------------------|------|
| V <sub>CC</sub>  | Supply voltage range                                    |  | -0.5 | 6.5                   | V    |
| VI               | Input voltage range <sup>(2)</sup>                      | Input voltage range <sup>(2)</sup>     |      |                       | V    |
| Vo               | Output voltage range <sup>(2)</sup>                     |  | -0.5 | V <sub>CC</sub> + 0.5 | V    |
| I <sub>IK</sub>  | Input clamp current                                     | V <sub>1</sub> < 0                     |      | -20                   | mA   |
| I <sub>OK</sub>  | Output clamp current                                    | V <sub>O</sub> < 0                     |      | -20                   | mA   |
| I <sub>OK</sub>  | Input/output clamp current                              | $V_{O} < 0 \text{ or } V_{O} > V_{CC}$ |      | -20                   | mA   |
| I <sub>OL</sub>  | Continuous output low current                           | $V_{O} = 0$ to $V_{CC}$                |      | 50                    | mA   |
| I <sub>OH</sub>  | Continuous output high current                          | $V_{O} = 0$ to $V_{CC}$                |      | -4                    | mA   |
|                  | Continuous current through V <sub>CC</sub> or GND       |  |      | ±100                  | mA   |
|                  |   | DB package                             |      | 63                    |      |
|                  |   | DBQ package                            |      | 61                    |      |
| 0                | $\mathbf{D}_{\mathbf{r}}$ and the second interval $(3)$ | DGV package                            |      | 86                    | 0000 |
| $\theta_{JA}$    | Package thermal impedance <sup>(3)</sup>                | DW package                             |      | 46                    | °C/W |
|                  |   | PW package                             |      | 88                    |      |
|                  |   | RGE package                            |      |                       |      |
| T <sub>stg</sub> | Storage temperature range                               |  | -65  | 150                   | °C   |

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.(2) The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

(3) The package thermal impedance is calculated in accordance with JESD 51-7.

### **Recommended Operating Conditions**

|                  |                                  | MIN                | MAX                        | UNIT |
|------------------|----------------------------------|--------------------|----------------------------|------|
| V <sub>CC</sub>  | Supply voltage                   | 2.5                | 5.5                        | V    |
| V <sub>IH</sub>  | High-level input voltage         | $0.7 	imes V_{CC}$ | V <sub>CC</sub> + 0.5      | V    |
| V <sub>IL</sub>  | Low-level input voltage          | -0.5               | $0.3 \times V_{\text{CC}}$ | V    |
| I <sub>OH</sub>  | P-port high-level output current |                    | -1                         | mA   |
| I <sub>OHT</sub> | P-port transient pullup current  |                    | -10                        | mA   |
| I <sub>OL</sub>  | P-port low-level output current  |                    | 25                         | mA   |
| T <sub>A</sub>   | Operating free-air temperature   | -40                | 85                         | °C   |

### **Electrical Characteristics**

over recommended operating free-air temperature range (unless otherwise noted)

|                  | PARAMETER                             | TEST CONDITIONS  | V <sub>cc</sub>  | MIN  | TYP <sup>(1)</sup> | MAX  | UNIT      |
|------------------|---------------------------------------|--|------------------|------|--------------------|------|-----------|
| V <sub>IK</sub>  | Input diode clamp voltage             | $I_{I} = -18 \text{ mA}$   | 2.5 V to 5.5 V   | -1.2 |                    |      | V         |
| V <sub>POR</sub> | Power-on reset voltage <sup>(2)</sup> | $V_{I} = V_{CC}$ or GND, $I_{O} = 0$                               | V <sub>POR</sub> |      | 1.2                | 1.8  | V         |
| I <sub>ОН</sub>  | P port                                | $V_0 = GND$  | 2.5 V to 5.5 V   | -30  |                    | -300 | μΑ        |
| I <sub>OHT</sub> | P-port transient pullup current       | High during ACK, V <sub>OH</sub> = GND                             | 2.5 V            | -0.5 | -1                 |      | mA        |
|                  | SDA                                   | V <sub>OL</sub> = 0.4 V  |                  | 3    |                    |      |           |
|                  | Diment                                | $V_{OL} = 0.4 V$   |                  | 5    | 15                 |      | A         |
| I <sub>OL</sub>  | P port                                | V <sub>OL</sub> = 1 V  | 2.5 V to 5.5 V   | 10   | 25                 |      | mA        |
|                  | INT                                   | $V_{OL} = 0.4 V$   |                  | 1.6  |                    |      |           |
|                  | SCL, SDA                              |  |                  |      |                    | ±5   | ۸         |
| II I             | A0, A1, A2                            | $V_{I} = V_{CC} \text{ or } GND$                                   | 2.5 V to 5.5 V   |      |                    | ±1   | ±1 μA     |
| I <sub>IHL</sub> | P port                                | $V_{I} \ge V_{CC} \text{ or } V_{I} \le GND$                       | 2.5 V to 5.5 V   |      |                    | ±400 | μΑ        |
|                  |                                       |  | 5.5 V            |      | 100                | 200  | 200<br>75 |
|                  | Operating mode                        | $V_I = V_{CC}$ or GND, $I_O = 0$ ,<br>$f_{scl} = 400 \text{ kHz}$  | 3.6 V            |      | 30                 | 75   |           |
|                  |                                       |  | 2.7 V            |      | 20                 | 50   | ۸         |
| I <sub>CC</sub>  |                                       |  | 5.5 V            |      | 2.5                | 10   | 50 uA     |
|                  | Standby mode                          | $V_I = V_{CC}$ or GND, $I_O = 0$ , $f_{scl} = 0$ kHz               | 3.6 V            |      | 2.5                | 10   |           |
|                  |                                       |  | 2.7 V            |      | 2.5                | 10   |           |
| $\Delta I_{CC}$  | Supply current increase               | One input at $V_{CC} - 0.6 V$ ,<br>Other inputs at $V_{CC}$ or GND | 2.5 V to 5.5 V   |      |                    | 200  | μA        |
| CI               | SCL                                   | $V_1 = V_{CC}$ or GND  | 2.5 V to 5.5 V   |      | 3                  | 7    | pF        |
| <u>_</u>         | SDA                                   |  |                  |      | 3                  | 7    | pF        |
| C <sub>io</sub>  | P port                                | $-V_{IO} = V_{CC}$ or GND  | 2.5 V to 5.5 V   |      | 4                  | 10   |           |

(1) All typical values are at nominal supply voltage (2.5-V, 3.3-V, or 5-V V<sub>CC</sub>) and  $T_A = 25^{\circ}C$ . (2) The power-on reset circuit resets the l<sup>2</sup>C bus logic with V<sub>CC</sub> < V<sub>POR</sub> and sets all I/Os to logic high (with current source to V<sub>CC</sub>).

#### I<sup>2</sup>C Interface Timing Requirements

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 6)

|                  |  |                             | MIN                   | MAX | UNIT |
|------------------|--|-----------------------------|-----------------------|-----|------|
| f <sub>scl</sub> | I <sup>2</sup> C clock frequency                         |                             |                       | 400 | kHz  |
| t <sub>sch</sub> | I <sup>2</sup> C clock high time                         | 0.6                         |                       | μs  |      |
| t <sub>scl</sub> | I <sup>2</sup> C clock low time                          |                             | 1.3                   |     | μs   |
| t <sub>sp</sub>  | I <sup>2</sup> C spike time                              | I <sup>2</sup> C spike time |                       |     | ns   |
| t <sub>sds</sub> | I <sup>2</sup> C serial data setup time                  |                             | 100                   |     | ns   |
| t <sub>sdh</sub> | I <sup>2</sup> C serial data hold time                   | 0                           |                       | ns  |      |
| t <sub>icr</sub> | I <sup>2</sup> C input rise time                         | $20 + 0.1C_{b}^{(1)}$       | 300                   | ns  |      |
| t <sub>icf</sub> | I <sup>2</sup> C input fall time                         |                             | $20 + 0.1C_{b}^{(1)}$ | 300 | ns   |
| t <sub>ocf</sub> | I <sup>2</sup> C output fall time                        | 10-pF to 400-pF bus         |                       | 300 | ns   |
| t <sub>buf</sub> | I <sup>2</sup> C bus free time between Stop and Start    |                             | 1.3                   |     | μs   |
| t <sub>sts</sub> | I <sup>2</sup> C start or repeated Start condition setup |                             | 0.6                   |     | μs   |
| t <sub>sth</sub> | I <sup>2</sup> C start or repeated Start condition hold  |                             | 0.6                   |     | μs   |
| t <sub>sps</sub> | I <sup>2</sup> C Stop condition setup                    |                             | 0.6                   |     | μs   |
| t <sub>vd</sub>  | Valid-data time  | SCL low to SDA output valid |                       | 1.2 | μs   |
| Cb               | I <sup>2</sup> C bus capacitive load                     |                             |                       | 400 | pF   |

(1)  $C_b = total bus capacitance of one bus line in pF$ 

SCPS121D-JANUARY 2005-REVISED APRIL 2007

### **Switching Characteristics**

over recommended operating free-air temperature range,  $C_L \le 100 \text{ pF}$  (unless otherwise noted) (see Figure 7 and Figure 8)

|                 | PARAMETER                  | FROM<br>(INPUT) | TO<br>(OUTPUT) | MIN MAX | UNIT |
|-----------------|----------------------------|-----------------|----------------|---------|------|
| t <sub>iv</sub> | Interrupt valid time       | P port          | INT            | 4       | 4 μs |
| t <sub>ir</sub> | Interrupt reset delay time | SCL             | INT            | 4       | l μs |
| t <sub>pv</sub> | Output data valid          | SCL             | P port         | 4       | l μs |
| t <sub>su</sub> | Input data setup time      | P port          | SCL            | 0       | μs   |
| t <sub>h</sub>  | Input data hold time       | P port          | SCL            | 4       | μs   |



SCPS121D-JANUARY 2005-REVISED APRIL 2007

# TYPICAL OPERATING CHARACTERISTICS

 $T_{A} = 25^{\circ}C$  (unless otherwise noted)



SCPS121D-JANUARY 2005-REVISED APRIL 2007







12

#### PARAMETER MEASUREMENT INFORMATION



SDA LOAD CONFIGURATION



| BYTE | DESCRIPTION              |
|------|--------------------------|
| 1    | I <sup>2</sup> C address |
| 2, 3 | P-port data              |

Figure 6. I<sup>2</sup>C Interface Load Circuit and Voltage Waveforms

### PARAMETER MEASUREMENT INFORMATION (continued)











PARAMETER MEASUREMENT INFORMATION (continued)





SCPS121D-JANUARY 2005-REVISED APRIL 2007

#### THERMAL PAD MECHANICAL DATA RGE (S-PQFP-N24)

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB), the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to a ground plane or special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, Quad Flatpack No-Lead Logic Packages, Texas Instruments Literature No. SCBA017. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Bottom View

NOTE: All linear dimensions are in millimeters

Exposed Thermal Pad Dimensions

4206344-3/B 04/05



www.ti.com

16-Aug-2012

### **PACKAGING INFORMATION**

| Orderable Device | Status (1) | Package Type | Package<br>Drawing | Pins | Package Qty | Eco Plan <sup>(2)</sup>    | Lead/<br>Ball Finish | MSL Peak Temp <sup>(3)</sup> | Samples<br>(Requires Login) |
|------------------|------------|--------------|--------------------|------|-------------|----------------------------|----------------------|------------------------------|-----------------------------|
| PCF8575DBQR      | ACTIVE     | SSOP         | DBQ                | 24   | 2500        | Green (RoHS<br>& no Sb/Br) | CU NIPDAU            | Level-2-260C-1 YEAR          |                             |
| PCF8575DBQRE4    | ACTIVE     | SSOP         | DBQ                | 24   | 2500        | Green (RoHS<br>& no Sb/Br) | CU NIPDAU            | Level-2-260C-1 YEAR          |                             |
| PCF8575DBQRG4    | ACTIVE     | SSOP         | DBQ                | 24   | 2500        | Green (RoHS<br>& no Sb/Br) | CU NIPDAU            | Level-2-260C-1 YEAR          |                             |
| PCF8575DBR       | ACTIVE     | SSOP         | DB                 | 24   | 2000        | Green (RoHS<br>& no Sb/Br) | CU NIPDAU            | Level-1-260C-UNLIM           |                             |
| PCF8575DBRE4     | ACTIVE     | SSOP         | DB                 | 24   | 2000        | Green (RoHS<br>& no Sb/Br) | CU NIPDAU            | Level-1-260C-UNLIM           |                             |
| PCF8575DBRG4     | ACTIVE     | SSOP         | DB                 | 24   | 2000        | Green (RoHS<br>& no Sb/Br) | CU NIPDAU            | Level-1-260C-UNLIM           |                             |
| PCF8575DGVR      | ACTIVE     | TVSOP        | DGV                | 24   | 2000        | Green (RoHS<br>& no Sb/Br) | CU NIPDAU            | Level-1-260C-UNLIM           |                             |
| PCF8575DGVRE4    | ACTIVE     | TVSOP        | DGV                | 24   | 2000        | Green (RoHS<br>& no Sb/Br) | CU NIPDAU            | Level-1-260C-UNLIM           |                             |
| PCF8575DGVRG4    | ACTIVE     | TVSOP        | DGV                | 24   | 2000        | Green (RoHS<br>& no Sb/Br) | CU NIPDAU            | Level-1-260C-UNLIM           |                             |
| PCF8575DW        | ACTIVE     | SOIC         | DW                 | 24   | 25          | Green (RoHS<br>& no Sb/Br) | CU NIPDAU            | Level-1-260C-UNLIM           |                             |
| PCF8575DWG4      | ACTIVE     | SOIC         | DW                 | 24   | 25          | Green (RoHS<br>& no Sb/Br) | CU NIPDAU            | Level-1-260C-UNLIM           |                             |
| PCF8575DWR       | ACTIVE     | SOIC         | DW                 | 24   | 2000        | Green (RoHS<br>& no Sb/Br) | CU NIPDAU            | Level-1-260C-UNLIM           |                             |
| PCF8575DWRG4     | ACTIVE     | SOIC         | DW                 | 24   | 2000        | Green (RoHS<br>& no Sb/Br) | CU NIPDAU            | Level-1-260C-UNLIM           |                             |
| PCF8575PW        | ACTIVE     | TSSOP        | PW                 | 24   | 60          | Green (RoHS<br>& no Sb/Br) | CU NIPDAU            | Level-1-260C-UNLIM           |                             |
| PCF8575PWE4      | ACTIVE     | TSSOP        | PW                 | 24   | 60          | Green (RoHS<br>& no Sb/Br) | CU NIPDAU            | Level-1-260C-UNLIM           |                             |
| PCF8575PWG4      | ACTIVE     | TSSOP        | PW                 | 24   | 60          | Green (RoHS<br>& no Sb/Br) | CU NIPDAU            | Level-1-260C-UNLIM           |                             |
| PCF8575PWR       | ACTIVE     | TSSOP        | PW                 | 24   | 2000        | Green (RoHS<br>& no Sb/Br) | CU NIPDAU            | Level-1-260C-UNLIM           |                             |



| Orderable Device | Status <sup>(1)</sup> | Package Type | Package<br>Drawing | Pins | Package Qty | Eco Plan <sup>(2)</sup>    | Lead/<br>Ball Finish | MSL Peak Temp <sup>(3)</sup> | Samples<br>(Requires Login) |
|------------------|-----------------------|--------------|--------------------|------|-------------|----------------------------|----------------------|------------------------------|-----------------------------|
| PCF8575PWRE4     | ACTIVE                | TSSOP        | PW                 | 24   | 2000        | Green (RoHS<br>& no Sb/Br) | CU NIPDAU            | Level-1-260C-UNLIM           |                             |
| PCF8575PWRG4     | ACTIVE                | TSSOP        | PW                 | 24   | 2000        | Green (RoHS<br>& no Sb/Br) | CU NIPDAU            | Level-1-260C-UNLIM           |                             |
| PCF8575RGER      | ACTIVE                | VQFN         | RGE                | 24   | 3000        | Green (RoHS<br>& no Sb/Br) | CU NIPDAU            | Level-2-260C-1 YEAR          |                             |
| PCF8575RGERG4    | ACTIVE                | VQFN         | RGE                | 24   | 3000        | Green (RoHS<br>& no Sb/Br) | CU NIPDAU            | Level-2-260C-1 YEAR          |                             |

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# PACKAGE MATERIALS INFORMATION

www.ti.com

### TAPE AND REEL INFORMATION

#### REEL DIMENSIONS

TEXAS INSTRUMENTS





#### TAPE DIMENSIONS



| A0 | Dimension designed to accommodate the component width     |
|----|---|
| B0 | Dimension designed to accommodate the component length    |
| K0 | Dimension designed to accommodate the component thickness |
| W  | Overall width of the carrier tape                         |
| P1 | Pitch between successive cavity centers                   |

| TAPE AND | REEL INFORMATION |  |
|----------|------------------|--|
|          |                  |  |

\*All dimensions are nominal

| Device      | Package<br>Type | Package<br>Drawing |    | SPQ  | Reel<br>Diameter<br>(mm) | Reel<br>Width<br>W1 (mm) | A0<br>(mm) | B0<br>(mm) | K0<br>(mm) | P1<br>(mm) | W<br>(mm) | Pin1<br>Quadrant |
|-------------|-----------------|--------------------|----|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| PCF8575DBQR | SSOP            | DBQ                | 24 | 2500 | 330.0                    | 16.4                     | 6.5        | 9.0        | 2.1        | 8.0        | 16.0      | Q1               |
| PCF8575DBR  | SSOP            | DB                 | 24 | 2000 | 330.0                    | 16.4                     | 8.2        | 8.8        | 2.5        | 12.0       | 16.0      | Q1               |
| PCF8575DGVR | TVSOP           | DGV                | 24 | 2000 | 330.0                    | 12.4                     | 6.9        | 5.6        | 1.6        | 8.0        | 12.0      | Q1               |
| PCF8575DWR  | SOIC            | DW                 | 24 | 2000 | 330.0                    | 24.4                     | 10.75      | 15.7       | 2.7        | 12.0       | 24.0      | Q1               |
| PCF8575PWR  | TSSOP           | PW                 | 24 | 2000 | 330.0                    | 16.4                     | 6.95       | 8.3        | 1.6        | 8.0        | 16.0      | Q1               |
| PCF8575RGER | VQFN            | RGE                | 24 | 3000 | 330.0                    | 12.4                     | 4.25       | 4.25       | 1.15       | 8.0        | 12.0      | Q2               |

TEXAS INSTRUMENTS

www.ti.com

# PACKAGE MATERIALS INFORMATION

16-Aug-2012



\*All dimensions are nominal

| Device      | Package Type | Package Drawing | Pins | SPQ  | Length (mm) | Width (mm) | Height (mm) |
|-------------|--------------|-----------------|------|------|-------------|------------|-------------|
| PCF8575DBQR | SSOP         | DBQ             | 24   | 2500 | 367.0       | 367.0      | 38.0        |
| PCF8575DBR  | SSOP         | DB              | 24   | 2000 | 367.0       | 367.0      | 38.0        |
| PCF8575DGVR | TVSOP        | DGV             | 24   | 2000 | 367.0       | 367.0      | 35.0        |
| PCF8575DWR  | SOIC         | DW              | 24   | 2000 | 367.0       | 367.0      | 45.0        |
| PCF8575PWR  | TSSOP        | PW              | 24   | 2000 | 367.0       | 367.0      | 38.0        |
| PCF8575RGER | VQFN         | RGE             | 24   | 3000 | 367.0       | 367.0      | 35.0        |

## **MECHANICAL DATA**

PLASTIC SMALL-OUTLINE

MPDS006C - FEBRUARY 1996 - REVISED AUGUST 2000

### DGV (R-PDSO-G\*\*)

24 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.
- D. Falls within JEDEC: 24/48 Pins MO-153

14/16/20/56 Pins – MO-194



DW (R-PDSO-G24)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters). Dimensioning and tolerancing per ASME Y14.5M-1994.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).

D. Falls within JEDEC MS-013 variation AD.



DBQ (R-PDSO-G24)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15) per side.

D. Falls within JEDEC MO-137 variation AE.





NOTES:

- A. All linear dimensions are in millimeters.B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.



PW (R-PDSO-G24)

PLASTIC SMALL OUTLINE



NOTES:

A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
B. This drawing is subject to change without notice.

Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.

Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.

E. Falls within JEDEC MO-153



## LAND PATTERN DATA



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.

E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



## **MECHANICAL DATA**



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. Quad Flatpack, No-Leads (QFN) package configuration.
- D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions. F. Falls within JEDEC MO-220.
  - TEXAS INSTRUMENTS www.ti.com

### RGE (S-PVQFN-N24)

### PLASTIC QUAD FLATPACK NO-LEAD

#### THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



#### NOTES: A. All linear dimensions are in millimeters



# RGE (S-PVQFN-N24)

# PLASTIC QUAD FLATPACK NO-LEAD



NOTES:

- A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. Publication IPC-7351 is recommended for alternate designs.
  - D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat-Pack Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <http://www.ti.com>.
  - E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
  - F. Customers should contact their board fabrication site for recommended solder mask tolerances and via tenting recommendations for vias placed in the thermal pad.



## **MECHANICAL DATA**



- C. QFN (Quad Flatpack No-Lead) package configuration.
- D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
- F. JEDEC MO-241 package registration pending.



## **MECHANICAL DATA**

MSSO002E - JANUARY 1995 - REVISED DECEMBER 2001

### DB (R-PDSO-G\*\*)

PLASTIC SMALL-OUTLINE

28 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-150



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46C and to discontinue any product or service per JESD48B. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components which meet ISO/TS16949 requirements, mainly for automotive use. Components which have not been so designated are neither designed nor intended for automotive use; and TI will not be responsible for any failure of such components to meet such requirements.

| Products               |                                 | Applications                  |                                   |
|------------------------|---------------------------------|-------------------------------|-----------------------------------|
| Audio                  | www.ti.com/audio                | Automotive and Transportation | www.ti.com/automotive             |
| Amplifiers             | amplifier.ti.com                | Communications and Telecom    | www.ti.com/communications         |
| Data Converters        | dataconverter.ti.com            | Computers and Peripherals     | www.ti.com/computers              |
| DLP® Products          | www.dlp.com                     | Consumer Electronics          | www.ti.com/consumer-apps          |
| DSP                    | dsp.ti.com                      | Energy and Lighting           | www.ti.com/energy                 |
| Clocks and Timers      | www.ti.com/clocks               | Industrial                    | www.ti.com/industrial             |
| Interface              | interface.ti.com                | Medical                       | www.ti.com/medical                |
| Logic                  | logic.ti.com                    | Security                      | www.ti.com/security               |
| Power Mgmt             | power.ti.com                    | Space, Avionics and Defense   | www.ti.com/space-avionics-defense |
| Microcontrollers       | microcontroller.ti.com          | Video and Imaging             | www.ti.com/video                  |
| RFID                   | www.ti-rfid.com                 |                               |                                   |
| OMAP Mobile Processors | www.ti.com/omap                 | TI E2E Community              | e2e.ti.com                        |
| Wireless Connectivity  | www.ti.com/wirelessconnectivity |                               |                                   |

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2012, Texas Instruments Incorporated