INTEGRATED CIRCUITS



Preliminary Specification File under Integrated Circuits, IC28 2000 Jul 26



P8xC591

CONTEN	TS	17	WATCHDOG TIMER (T3)
1	FEATURES	18	PULSE WIDTH MODULATED OUTPUTS
1.1 1.2	80C51 Related Features of the 8xC591 CAN Related Features of the 8xC591	18.1 18.2 18.3	Prescaler Frequency Control Register (PWMP) Pulse Width Register 0 (PWM0) Pulse Width Register 1 (PWM1)
2	GENERAL DESCRIPTION	19	PORT 1 OPERATION
3	ORDERING INFORMATION	20	ANALOG-TO-DIGITAL CONVERTER (ADC)
4	BLOCK DIAGRAM	20.1	ADC features
5	FUNCTIONAL DIAGRAM	20.2	ADC functional description
6 6.1	PINNING INFORMATION Pinning diagram	20.3 20.4 20.5	10-Bit Analog-to-Digital Conversion 10-Bit ADC Resolution and Analog Supply Power Reduction Modes
6.2	Pin description	21	INTERRUPTS
7 7.1 7.2 7.3 7.4	MEMORY ORGANIZATION Program Memory Addressing Expanded Data RAM addressing Dual DPTR	21.1 21.2 21.3 21.4	Interrupt Enable Registers Interrupt Enable and Priority Registers Interrupt priority Interrupt Vectors
8	I/O FACILITIES	22	INSTRUCTION SET
9	OSCILLATOR CHARACTERISTICS	22.1	Addressing Modes
10	RESET	23	LIMITING VALUES
11	LOW POWER MODES	24	DC CHARACTERISTICS
11.1	Stop Clock Mode	25	AC CHARACTERISTICS
11.2	Idle Mode	25.1	Timing symbol definitions
11.3	Power-down Mode	26	EPROM CHARACTERISTICS
12 12.1	CAN, CONTROLLER AREA NETWORK Features of the PeliCAN controller	26.1 26.2	Program verification Security bits
12.2	PeliCAN structure	27	PACKAGE OUTLINES
12.3	Communication between PeliCAN controller	28	SOLDERING
12.4	and CPU Register and Message Buffer description	28.1	Plastic leaded-chip carriers/quad flat-packs
12.5	CAN Registers	29	DEFINITIONS
13	SERIAL I/O	30	LIFE SUPPORT APPLICATIONS
14	SIO0 STANDARD SERIAL INTERFACE UART		
14.1 14.2 14.3 14.4 14.5	Multiprocessor Communications Serial Port Control Register Baud Rate Generation More about UART Modes Enhanced UART		
15	SIO1, I <sup>2</sup> C SERIAL IO		
15.1 15.2	Modes of Operation SIO1 Implementation and Operation		

- 15.3 Software Examples of SIO1 Service Routines
- 16 TIMER 2

2000 Jul 26

16.1 Features of Timer 2

## P8xC591

#### 1 FEATURES

#### 1.1 80C51 Related Features of the 8xC591

- Full static 80C51 Central Processing Unit available as OTP, ROM and ROMless
- 16 Kbytes internal Program Memory expandable externally to 64 Kbytes
- 512 bytes on-chip Data RAM expandable externally to 64 Kbytes
- Three 16-bit timers/counters T0, T1 (standard 80C51) and additional T2 (capture & compare)
- 10-bit ADC with 6 multiplexed analog inputs with fast 8-bit ADC option
- Two 8-bit resolution, Pulse Width Modulated outputs
- 32 I/O port pins in the standard 80C51 pinout
- I<sup>2</sup>C-bus serial I/O port with byte oriented master and slave functions
- On-chip Watchdog Timer T3
- Extended temperature range: -40 to +85°C
- Accelerated (prescaler 1:1) instruction cycle time 500 ns @ 12 MHz
- Operation voltage range: 5 V  $\pm$  5%
- · Security bits:
  - ROM version has 2 bits
  - OTP/EPROM version has 3 bits
- 32 bytes Encryption array
- 4 level priority interrupt, 15 interrupt sources
- Full-duplex enhanced UART with programmable Baudrate Generator
- Power Control Modes:
  - Clock can be stopped and resumed
  - Idle Mode
  - Power-down Mode
- ADC active in Idle Mode
- Second DPTR register
- ALE inhibit for EMI reduction
- Programmable I/O port pins (pseudo bi-directional, push-pull, high impedance, open drain)
- · Wake-up from Power-down by external interrupts
- Software reset bit (AUXR1.5)
- · Low active reset pin
- Power-on detect reset
- Once mode

### 1.2 CAN Related Features of the 8xC591

- CAN 2.0B active controller, supporting 11-bit Standard and 29-bit Extended indentifiers
- 1 Mbit/s CAN bus speed with 8 MHz clock achievable
- 64 byte receive FIFO (can capture sequential Data Frames from the *same* source as required by the Transport Layer of higher protocols such as DeviceNet, CANopen and OSEK)
- 13 byte transmit buffer
- Enhanced PeliCAN core (from the SJA1000 stand-alone CAN2.0B controller)

#### 1.2.1 PELICAN FEATURES

- Four independently configurable Screeners (Acceptance Filters)
- Each Screener has two 32-bit specifies:
  - 32-bit Match and
  - 32-bit Mask
- 32-bits of Mask *per Screener* allows *unique* Group addressing per *Screener*
- Higher layer protocols especially supported in Standard CAN format with:
  - Up to four, 11-bit ID Screeners that also Screen the two (2) Data Bytes
  - i.e., Data Frames are Screened by the CAN ID and by Data Byte content
- Up to eight, 11-bit ID Screeners half of which *also* Screen the *first* Data Byte
- · All Screeners are changeable "on the fly"
- Listen Only Mode, Self Test Mode
- Error Code Capture, Arbitration Lost Capture, readable Error Counters

## P8xC591

#### 2 GENERAL DESCRIPTION

The P8xC591 is a single-chip 8-bit-high-performance microcontroller, with on-chip CAN-controller, derived from the 80C51 microcontroller family.

It uses the powerful 80C51 instruction set and includes the successful PeliCAN functionality of the SJA1000 CAN controller from Philips Semiconductors.

The fully static core provides extended power save provisions as the oscillator can be stopped and easily restarted without loss of data. The improved internal clock prescaler of 1:1 achieves a 500 ns instruction cycle time at 12 MHz external clock rate.

Figure 1 shows a Block Diagram of the P8xC591. The microcontroller is manufactured in an advanced CMOS process, and is designed for use in automotive and general industrial applications. In addition to the 80C51 standard features, the device provides a number of dedicated hardware functions for these applications.

Two versions of the P8xC591 will be offered:

- P83C591 (with ROM)
- P87C591 (with OTP)

Hereafter these versions will be referred to as P8xC591.

#### **3 ORDERING INFORMATION**

- The temperature range includes (max.  $f_{CLK} = 12 \text{ MHz}$ ):
- -40 to +85 °C version, for general applications

The P8xC591 combines the functions of the P87C554 (microcontroller) and the SJA1000 (stand-alone CAN-controller) with the following enhanced features:

- Enhanced CAN receive interrupt (level sensitive)
- Extended acceptance filter
- Acceptance filter changeable "on the fly".

The main differences between P8xC591 and P87C554 are:

- CAN-controller on chip
- 6-input ADC
- Low active Reset
- 44 leads.

TYPE NUMBER		TEMPERATURE			
ITFE NUMBER	NAME	VERSION	RANGE (°C)		
P83C591VFA	PLCC44	plastic leaded chip carrier; 44 leads	SOT187-2		
P87C591VFA	FLCC44	plastic leaded chip carrier, 44 leads	301107-2	-40 to +85	
P83C591VFB	QFP44	plastic quad flat package; 44 leads (lead length 1.3 mm);	SOT307-2	-40 10 +65	
P87C591VFB	QF <b>F</b> 44	body 10 $ imes$ 10 $ imes$ 1.75 mm	301307-2		

## P8xC591

### 4 BLOCK DIAGRAM



#### 5 FUNCTIONAL DIAGRAM



P8xC591

6 6.1



**PINNING INFORMATION** 

**Pinning diagram** 

Single-chip 8-bit microcontroller with CAN controller



P8xC591





Т

P8xC591

### 6.2 Pin description

Г

OVMDOL	PIN		DESCRIPTION					
SYMBOL	QFP44	PLCC44	DESCRIPTION					
RST	4	10	<b>Reset:</b> A Input to reset the P8xC591. It also provides a reset pulse as output when Timer T3 overflows.					
P3.0to P3.7			<b>Port 3 (P3.0 to P3.7)</b> : 8-bit programmable I/O port lines; Port 3 can sink/source 4 LSTTL inputs.					
			Port 3 pins serve alternate functions as follows:					
P3.0/RXD	5	11	<b>RXD</b> : Serial input port for UART; <b>T2:</b> T2 event input					
P3.1/TXD	7	13	<b>TXD</b> : Serial output port for UART; <b>RT2:</b> T2 timer reset signal. Rising edge triggered.					
P3.2/INT0/CMSR0	8	14	<b>INTO</b> : External interrupt input 0; <b>CMSR0:</b> Compare and Set/Reset output for Timer T2.					
P3.3/INT1/ CMSR1	9	15	INT1: External interrupt input 1; CMSR1: Compare and Set/Reset output for Timer T2.					
P3.4/T0/CMSR2	10	16	<b>T0</b> : Timer 0 external interrupt input; <b>CMSR2:</b> Compare and Set/Reset output for Timer T2.					
P3.5/T1/CMSR3	11	17	<b>T1</b> : Timer 1 external interrupt input; <b>CMSR3:</b> Compare and Set/Reset output for Timer T2.					
P3.6/WR	12	18	WR: External Data Memory Write strobe;					
P3.7/RD	13	19	<b>RD</b> : External Data Memory Read strobe.					
			During reset, Port 3 will be asynchronously driven resistive HIGH.					
			Port 3 has four modes selected on a per bit basis by writing to the P3M1 and P3M2 registers as follows:					
			P3M1.x P3M2.x Mode Description					
			0 0 Pseudo-bidirectional (standard c51 configuration default) 0 1 Push-Pull					
			1 0 High impedance					
			1 1 Open drain					
XTAL2	14	20	<b>Crystal pin 2:</b> output of the inverting amplifier that forms the oscillator. Left open-circuit when an external oscillator clock is used.					
XTAL1	15	21	<b>Crystal pin 1:</b> input to the inverting amplifier that forms the oscillator, and input to the internal clock generator. Receives the external oscillator clock signal when an external oscillator is used.					
V <sub>SS</sub>	16	22	Ground; circuit ground potential.					
V <sub>DD</sub>	17	23	<b>Power supply</b> ; power supply pin during normal operation and power reduction modes.					

**Table 1**Pin description for QFP44/PLCC44, see Note 1.

Т

# P8xC591

	PIN		DECODIDITION				
SYMBOL	QFP44	PLCC44	DESCRIPTION				
P2.0/A08 to P2.7/A15	18 to 25	24 to 31	Port 2 (P2.0 to P2.7): 8-bit programmable I/O port lines; A08 to A15: High-order address byte for external memory.				
			Alternate function: High-order address byte for external memory (A08-A15). Port 2 is also used to input the upper order address during EPROM programming and verification. A8 is on P2.0, A9 on P2.1, through A12 on P2.4.				
			During reset, Port 2 will be asynchronously driven HIGH.				
			Port 2 has four output modes selected on a per bit basis by writing to the P2M1 and P2M2 registers as follows:				
			P2M1.x P2M2.x Mode Description				
			0 0 Pseudo-bidirectional (standard c51 configuration default)				
			0 1 Push-Pull				
			1 0 High impedance 1 1 Open drain				
PSEN	26	32	<b>Program Store Enable</b> output: read strobe to the external Program Memory via Ports 0 and 2. Is activated twice each machine cycle during fetches from external Program Memory. When executing out of external Program Memory two activations of PSEN are skipped during each access to external Data Memory. PSEN is not activated (remains HIGH) during no fetches from external Program Memory. PSEN can sink/source 8 LSTTL inputs. It can drive CMOS inputs without external pull-ups.				
ALE/PROG	27	33	Address Latch Enable output. Latches the low byte of the address during access of external memory in normal operation. It is activated every six oscillator periods except during an external Data Memory access. ALE can sink/source 8 LSTTL inputs. It can drive CMOS inputs without an external pull-up. To prohibit the toggling of ALE pin (RFI noise reduction) the bit A0 (SFR: AUXR.0) must be set by software; see Table 4. <b>PROG</b> : the programming pulse input; alternative function for the P87C591.				
ĒĀ/V <sub>PP</sub>	29	35	<b>External Access</b> input. If, during reset, $\overline{EA}$ is held at a TTL level HIGH the CPU executes out of the internal Program Memory. If, during reset, $\overline{EA}$ is held at a TTL level LOW the CPU executes out of external Program Memory via Port 0 and Port 2. $\overline{EA}$ is not allowed to float. $\overline{EA}$ is latched during reset and don't care after reset. <b>V</b> <sub>PP</sub> : the programming supply voltage; alternative function for the P87C591.				
P0.0/AD0 to P0.7/AD7	30 to 37	36 to 43	<b>Port 0</b> : 8-bit open-drain bidirectional I/O port. During reset, Port 0 is HIGH-Impedance (Tri-State).				
			<b>AD7 to AD0</b> : Multiplexed Low-order address and Data bus for external memory. During these accesses internal pull-ups are activated. Port 0 can sink/source up to 8 LSTTL inputs.				
AV <sub>ref+</sub>	38	44	Analog to Digital Conversion Reference Resistor: High-end.				
AV <sub>SS</sub>	39	1	Analog ground.				

P8xC591

CYMDOL	PIN		DECODIDITION					
SYMBOL	QFP44	PLCC44	DESCRIPTION					
P1.0 to P1.4 P1.5 to P1.7	40 to 44 1 to 3	2 to 6 7 to 9	<b>Port 1:</b> 8-bit I/O port with a user configurable output type. The operation of Port 1 pins as inputs or outputs depends upon the port configuration selected. Each port pin is configured independently.					
			Port 1 also provides various special functions as described below:					
P1.0	40	2	RXDC: CAN Receiver input line.					
P1.1	41	3	<b>TXDC:</b> CAN Transmit output line. During reset, Port P1.0 and P1.1 will be asynchronously driven resistive HIGH, P1.2 to P1.7 is High-Impedance (Tri-state).					
P1.2 to P1.4	42 to 44	4 to 6	CT0I/INT2 / CT1I/INT3 / CT2I/INT4: T2 Capture timer inputs or External Interrupt inputs.					
			ADC0 to ADC2: Alternate function: Input channels to ADC.					
P1.5 to P1.7	1 to 3	7 to 9	ADC3 to ADC5: Input channels to ADC:					
P1.5	1	7	CT3I/INT5: T2 Capture timer input or External Interrupt inputs.					
P1.6	2	8	<b>SCL:</b> Serial port clock line I <sup>2</sup> C. Push-pull or pseudo bidrectional modes is not implemented at I <sup>2</sup> C.					
P1.7	3	9	<b>SDA:</b> Serial data clock line I <sup>2</sup> C.Push-pull or pseudo bidrectional modes is not implemented at I <sup>2</sup> C.					
			Port 1 has four modes selected on a per bit basis by writing to the P1M1 and P1M2 registers as follows:					
			P1M1.x P1M2.x Mode Description					
			0 0 Pseudo-bidirectional (standard c51 configuration default 0 1 <sup>(2)</sup> )					
			1 0 Push-Pull <sup>(2)</sup>					
			1 1 High impedance Open drain					
			Port 1 is also used to input the lower order address byte during EPROM programming and verification. A0 is on P1.0, etc.					
PWM0	6	12	Pulse Width Modulation: Output 0.					
PWM1	28	34	Pulse Width Modulation: Output 1.					

#### Notes

1. To avoid "latch-up" effect as power-on, the voltage on any pin at any time must not be higher or lower than  $V_{DD}$  +0.5 V or  $V_{SS}$  –0.5 V.

2. Not implemented for P1.6 and P1.7.

## P8xC591

#### 7 MEMORY ORGANIZATION

The Central Processing Unit (CPU) manipulates operands in three memory spaces as follows (see Fig.5):

- 16 Kbytes internal resp. 64 Kbytes external Program Memory
- 512 bytes internal Data Memory Main-and Auxiliary RAM
- up to 64 Kbytes external Data Memory (with 256 bytes residing in the internal Auxiliary RAM).



### P8xC591

#### 7.1 Program Memory

The P8xC591 contains 16 Kbytes of on-chip Program Memory which can be extended to 64 Kbytes with external memories. When  $\overline{EA}$  pin is held HIGH, the P8xC591 fetches instructions from internal ROM unless the address exceeds 3FFFh. Locations 4000h to FFFFh are fetched from external Program Memory. When the  $\overline{EA}$  pin is held LOW, all instruction fetches are from external memory. The  $\overline{EA}$  pin is latched during reset and is "don't care" after reset.

Both, for the ROM and EPROM version of the P8xC591, precautions are implemented to protect the device against illegal Program Memory code reading.

#### 7.2 Addressing

The P8xC591 has five methods for addressing the Program and Data memory:

- Register
- Direct
- Register-Indirect
- Immediate
- Base-Register plus Index-Register-Indirect.

For more details about Addressing modes please refer to Section 22.1 "Addressing Modes".

#### 7.3 Expanded Data RAM addressing

The P8xC591 has internal data memory that is mapped into four separate segments: the lower 128 bytes of RAM, upper 128 bytes of RAM, 128 bytes Special Function Register (SFR), and 256 bytes Auxiliary RAM (AUX-RAM) as shown in Figure 5.

The four segments are:

- 1. The Lower 128 bytes of RAM (addresses 00H to 7FH) are directly and indirectly addressable (see Fig.6).
- 2. The Upper 128 bytes of RAM (addresses 80H to FFH) are indirectly addressable.
- 3. The Special Function Registers, SFRs, (addresses 80H to FFH) are directly addressable only. All these SFRs are described in Table 4.
- 4. The 256-bytes AUX-RAM (00H FFH) are indirectly accessed by move external instruction, MOVX, and within the EXTRAM bit cleared, see Table 3.

The Lower 128 bytes can be accessed by either direct or indirect addressing. The Upper 128 bytes can be accessed by indirect addressing only. The Upper 128 bytes occupy the same address space as the SFR. That

means they have the same address, but are physically separate from SFR space.

When an instruction accesses an internal location above address 7FH, the CPU knows whether the access is to the upper 128 bytes of data RAM or to SFR space by the addressing mode used in the instruction. Instructions that use direct addressing access SFR space.

For example:

MOV 0A0H,#data

accesses the SFR at location 0A0H (which is P2). Instructions that use indirect addressing access the Upper 128 bytes of data RAM.

For example: MOV @ R0,#data

where R0 contains 0A0H, accesses the data byte at address 0A0H, rather than P2 (whose address is 0A0H).

The AUX-RAM can be accessed by indirect addressing, with EXTRAM bit cleared and MOVX instructions. This part of memory is physically located on-chip, logically occupies the first 256-bytes of external data memory.

With EXTRAM = 0, the AUX-RAM is indirectly addressed, using the MOVX instruction in combination with any of the registers R0, R1 of the selected bank or DPTR. An access to AUX-RAM will not affect ports P0, P3.6 (WR#) and P3.7 (RD#). P2 SFR is output during external addressing. For example, with EXTRAM = 0,

MOV @ R0,#data

where R0 contains 0A0h, access the AUX-RAM at address 0A0H rather than external memory. An access to external data memory locations higher than FFH (i.e., 0100H to FFFFH) will be performed with the MOVX DPTR instructions in the same way as in the standard 80C51, so with P0 and P2 as data/address bus, and P3.6 and P3.7 as write and read timing signals. Refer to Table 4.

With EXTRAM = 1, MOVX @ Ri and MOVX @ DPTR will be similar to the standard 80C51. MOVX @ Ri will provide an 8-bit address multiplexed with data on Port 0 and any output port pins can be used to output higher order address bits. This is to provide the external paging capability. MOVX @ DPTR will generate a 16-bit address. Port 2 outputs the high-order eight address bits (the contents of DPH) while Port 0 multiplexes the low-order eight address bits (DPL) with data. MOVX @ Ri and MOVX @ DPTR will generate either read or write signals on P3.6 (#WR) and P3.7 (#RD).

The stack pointer (SP) may be located anywhere in the 256 bytes RAM (lower and upper RAM) internal data memory. The stack cannot be located in the AUX-RAM.

### P8xC591

Table 2	AUX-RAM Page Register (address 8EH)
---------	-------------------------------------

7	6	5	4	3	2	1	0
-	-	-	-	-	LVADC	EXTRAM	AO

#### Table 3Description of AUX-RAM bits

BIT	SYMBOL		FUNCTION						
7 to 3	_	Reserved for	eserved for future use; see Note 1.						
2	LVADC	Enable A/D lo	ow voltage operation.						
		LVADC	LVADC Operating Mode						
		0	Turns off A/D charge pump.						
		1	1 Turns on A/D charge pump. Required for operation below 4 V.						
1	EXTRAM	Internal/External	Internal/External RAM (00H - FFH) access using MOVX @ RI / @ DPTR						
		EXTRAM	EXTRAM Operating Mode						
		0	0 Internal AUX-RAM (00H - FH) access using MOVX @ RI / @ DPTR.						
		1	External data memory access.						
0	AO	Disable/Enab	le ALE.						
		AO	Operating Mode						
		0	ALE is permitted at a constant rate of 1/6 the oscillator frequency.						
		1	ALE is active only during a MOVX or MOVC instruction.						

- 1. User software should not write '1's to reserved bits. These bits may be used in future 80C51 family products to invoke new features. In that case, the reset or inactive of the new bit will be 0, and its active value will be '1'. The value read from a reserved bit is indeterminate.
- 2. Reset value is 'xxxxx10B'.

P8xC591

7Fh       (MSB)       (LSB)       127         2Fh       7F       7E       7D       7C       7B       7A       79       76         2Fh       7F       7E       7D       7C       7B       7A       79       76         2Fh       7F       7E       7D       7C       7B       7A       79       76         2Fh       7F       7E       7A       72       71       70       46         2Ch       6F       6E       6E       6E       6E       6E       6E       6E       44         2Bh       5F       5E       <				
2Fh       7F       7E       7D       7C       7B       7A       79       78       47         2Eh       77       76       75       74       73       72       71       70       46         2Dh       6F       6E       6D       6C       6B       6A       69       88       45         2Ch       67       66       65       64       63       62       61       60       44         2Bh       5F       5E       5D       5C       5B       5A       59       58       43         2Ah       57       56       55       54       53       52       51       50       42         2Bh       4F       4E       4D       4C       4B       AA       49       48       41         2Bh       47       46       45       44       43       42       41       40       40         2Th       3F       3E       3D       3C       3B       33       33       33       33       33       32       31       30       38       35         2F       2E       2D       2C       2B       22 <td< th=""><th></th><th></th><th></th></td<>				
2Fh       7F       7E       7D       7C       7B       7A       79       78       47         2Eh       77       76       75       74       73       72       71       70       46         2Dh       6F       6E       6D       6C       6B       6A       69       88       45         2Ch       67       66       65       64       63       62       61       60       44         2Bh       5F       5E       5D       5C       5B       5A       59       58       43         2Ah       57       56       55       54       53       52       51       50       42         2Bh       4F       4E       4D       4C       4B       AA       49       48       41         2Bh       47       46       45       44       43       42       41       40       40         2Th       3F       3E       3D       3C       3B       33       33       33       33       33       32       31       30       38       35         2F       2E       2D       2C       2B       22 <td< td=""><td></td><td></td><td></td></td<>				
2Fh       7F       7E       7D       7C       7B       7A       79       78       47         2Eh       77       76       75       74       73       72       71       70       46         2Dh       6F       6E       6D       6C       6B       6A       69       88       45         2Ch       67       66       65       64       63       62       61       60       44         2Bh       5F       5E       5D       5C       5B       5A       59       58       43         2Ah       57       56       55       54       53       52       51       50       42         2Bh       4F       4E       4D       4C       4B       AA       49       48       41         2Bh       47       46       45       44       43       42       41       40       40         2Th       3F       3E       3D       3C       3B       33       33       33       33       33       32       31       30       38       35         2F       2E       2D       2C       2B       22 <td< td=""><td></td><td></td><td></td></td<>				
2Fh       7F       7E       7D       7C       7B       7A       79       78       47         2Eh       77       76       75       74       73       72       71       70       46         2Dh       6F       6E       6D       6C       6B       6A       69       88       45         2Ch       67       66       65       64       63       62       61       60       44         2Bh       5F       5E       5D       5C       5B       5A       59       58       43         2Ah       57       56       55       54       53       52       51       50       42         2Bh       4F       4E       4D       4C       4B       AA       49       48       41         2Bh       47       46       45       44       43       42       41       40       40         2Th       3F       3E       3D       3C       3B       33       33       33       33       33       32       31       30       38       35         2F       2E       2D       2C       2B       22 <td< td=""><td></td><td></td><td></td></td<>				
2Fh       7F       7E       7D       7C       7B       7A       79       78       47         2Eh       77       76       75       74       73       72       71       70       46         2Dh       6F       6E       6D       6C       6B       6A       69       88       45         2Ch       67       66       65       64       63       62       61       60       44         2Bh       5F       5E       5D       5C       5B       5A       59       58       43         2Ah       57       56       55       54       53       52       51       50       42         2Bh       4F       4E       4D       4C       4B       AA       49       48       41         2Bh       47       46       45       44       43       42       41       40       40         2Th       3F       3E       3D       3C       3B       33       33       33       33       33       32       31       30       38       35         2F       2E       2D       2C       2B       22 <td< td=""><td></td><td></td><td></td></td<>				
2Fh       7F       7E       7D       7C       7B       7A       79       78       47         2Eh       77       76       75       74       73       72       71       70       46         2Dh       6F       6E       6D       6C       6B       6A       69       88       45         2Ch       67       66       65       64       63       62       61       60       44         2Bh       5F       5E       5D       5C       5B       5A       59       58       43         2Ah       57       56       55       54       53       52       51       50       42         2Bh       4F       4E       4D       4C       4B       AA       49       48       41         2Bh       47       46       45       44       43       42       41       40       40         2Th       3F       3E       3D       3C       3B       33       33       33       33       33       32       31       30       38       35         2F       2E       2D       2C       2B       22 <td< td=""><td></td><td></td><td></td></td<>				
2Fh       7F       7E       7D       7C       7B       7A       79       78       47         2Eh       77       76       75       74       73       72       71       70       46         2Dh       6F       6E       6D       6C       6B       6A       69       88       45         2Ch       67       66       65       64       63       62       61       60       44         2Bh       5F       5E       5D       5C       5B       5A       59       58       43         2Ah       57       56       55       54       53       52       51       50       42         2Bh       4F       4E       4D       4C       4B       AA       49       48       41         2Bh       47       46       45       44       43       42       41       40       40         2Th       3F       3E       3D       3C       3B       33       33       33       33       33       32       31       30       38       35         2F       2E       2D       2C       2B       22 <td< td=""><td></td><td></td><td></td></td<>				
2Fh       7F       7E       7D       7C       7B       7A       79       78       47         2Eh       77       76       75       74       73       72       71       70       46         2Dh       6F       6E       6D       6C       6B       6A       69       88       45         2Ch       67       66       65       64       63       62       61       60       44         2Bh       5F       5E       5D       5C       5B       5A       59       58       43         2Ah       57       56       55       54       53       52       51       50       42         2Bh       4F       4E       4D       4C       4B       AA       49       48       41         2Bh       47       46       45       44       43       42       41       40       40         2Th       3F       3E       3D       3C       3B       33       33       33       33       33       32       31       30       38       35         2F       2E       2D       2C       2B       22 <td< td=""><td></td><td></td><td></td></td<>				
2Fh       7F       7E       7D       7C       7B       7A       79       78       47         2Eh       77       76       75       74       73       72       71       70       46         2Dh       6F       6E       6D       6C       6B       6A       69       88       45         2Ch       67       66       65       64       63       62       61       60       44         2Bh       5F       5E       5D       5C       5B       5A       59       58       43         2Ah       57       56       55       54       53       52       51       50       42         2Bh       4F       4E       4D       4C       4B       AA       49       48       41         2Bh       47       46       45       44       43       42       41       40       40         2Th       3F       3E       3D       3C       3B       33       33       33       33       33       32       31       30       38       35         2F       2E       2D       2C       2B       22 <td< td=""><td></td><td></td><td></td></td<>				
2Fh       7F       7E       7D       7C       7B       7A       79       78       47         2Eh       77       76       75       74       73       72       71       70       46         2Dh       6F       6E       6D       6C       6B       6A       69       88       45         2Ch       67       66       65       64       63       62       61       60       44         2Bh       5F       5E       5D       5C       5B       5A       59       58       43         2Ah       57       56       55       54       53       52       51       50       42         2Bh       4F       4E       4D       4C       4B       AA       49       48       41         2Bh       47       46       45       44       43       42       41       40       40         2Th       3F       3E       3D       3C       3B       33       33       33       33       33       32       31       30       38       35         2F       2E       2D       2C       2B       22 <td< td=""><td>756</td><td></td><td>197</td></td<>	756		197	
2Eh       77       76       75       74       73       72       71       70       46         2Dh       6F       6E       6D       6C       6B       6A       69       68       45         2Ch       67       66       65       64       63       62       61       60       44         2Bh       5F       5E       5D       5C       5B       5A       59       58       43         2Ah       57       56       55       54       53       52       51       50       42         29h       4F       4E       4D       4C       48       44       49       48       41         28h       47       46       45       44       43       42       41       40         27h       3F       3E       3D       3C       3B       3A       39       38       39         26h       37       3E       3D       3C       3B       AA       29       28       37         24h       27       26       25       24       23       22       12       20       36         25h       17	7 F11	(MSB) (LSB)	127	
2Eh       77       76       75       74       73       72       71       70       46         2Dh       6F       6E       6D       6C       6B       6A       69       68       45         2Ch       67       66       65       64       63       62       61       60       44         2Bh       5F       5E       5D       5C       5B       5A       59       58       43         2Ah       57       56       55       54       53       52       51       50       42         29h       4F       4E       4D       4C       48       44       49       48       41         28h       47       46       45       44       43       42       41       40         27h       3F       3E       3D       3C       3B       3A       39       38       39         26h       37       3E       3D       3C       3B       AA       29       28       37         24h       27       26       25       24       23       22       12       20       36         25h       17	:	∻ ∻	l T	
2Eh       77       76       75       74       73       72       71       70       46         2Dh       6F       6E       6D       6C       6B       6A       69       68       45         2Ch       67       66       65       64       63       62       61       60       44         2Bh       5F       5E       5D       5C       5B       5A       59       58       43         2Ah       57       56       55       54       53       52       51       50       42         29h       4F       4E       4D       4C       48       44       49       48       41         28h       47       46       45       44       43       42       41       40         27h       3F       3E       3D       3C       3B       3A       39       38       39         26h       37       3E       3D       3C       3B       AA       29       28       37         24h       27       26       25       24       23       22       12       20       36         25h       17				
2Dh       6F       6E       6D       6C       6B       6A       69       68       45         2Ch       67       66       65       64       63       62       61       60       44         2Bh       5F       5E       5D       5C       5B       5A       59       58       43         2Ah       57       56       55       54       53       52       51       50       42         29h       4F       4E       4D       4C       4B       4A       49       48       41         28h       47       46       45       44       43       42       41       40       40         27h       3F       3E       3D       3C       3B       3A       39       38       39         26h       37       36       35       34       33       32       31       30       38         27h       27       26       25       24       23       22       21       20       36         23h       1F       1E       1D       1C       1B       1A       19       18       35         21h	2Fh		47	
2Ch       67       66       65       64       63       62       61       60       44         2Bh       5F       5E       5D       5C       5B       5A       59       58       43         2Ah       57       56       55       54       53       52       51       50       42         2Ph       4F       4E       4D       4C       4B       4A       49       48       41         2Ph       4F       4E       4D       4C       4B       4A       49       48       41         2Ph       4F       4E       4D       4C       4B       4A       49       48       41         2Ph       4F       4E       4D       4C       4B       4A       49       48       41         2Ph       3F       3E       3D       3C       3B       3A       39       38       39       38       39       38       39       38       37       36       35       34       33       32       21       20       36       37       36       35       34       33       32       31       34       34       36       34			4	
2Bh       5F       5E       5D       5C       5B       5A       59       58       43         2Ah       57       56       55       54       53       52       51       50       42         29h       4F       4E       4D       4C       4B       4A       49       48       41         28h       47       46       45       44       43       42       41       40         27h       3F       3E       3D       3C       3B       3A       39       38       39         26h       37       36       35       34       33       32       31       30       38       39         26h       2F       2E       2D       2C       2B       2A       29       28       37         24h       27       26       25       24       23       22       21       20       36         25h       1F       1E       1D       1C       1B       1A       19       18       35         24h       0F       0E       0D       0C       0B       0A       09       08       33         20h			4	
29h       4F       4E       4D       4C       4B       4A       49       48       41         28h       47       46       45       44       43       42       41       40       40         27h       3F       3E       3D       3C       3B       3A       39       38       39         26h       37       36       35       34       33       32       31       30       38         25h       2F       2E       2D       2C       2B       2A       29       28       37         24h       27       26       25       24       23       22       21       20       36         23h       1F       1E       1D       1C       1B       1A       19       18       35         24h       0F       0E       0D       0C       0B       0A       09       08       33         20h       07       06       05       04       03       02       01       00       32         1Fh       REGISTER BANK 3       24       23       22       10       03       32         16h       REGISTER BANK 1 <td></td> <td></td> <td>4</td>			4	
28h       47       46       45       44       43       42       41       40         27h       3F       3E       3D       3C       3B       3A       39       38         26h       37       36       35       34       33       32       31       30       38         25h       2F       2E       2D       2C       2B       2A       29       28       37         24h       27       26       25       24       23       22       21       20       36         23h       1F       1E       1D       1C       1B       1A       19       18       35         22h       17       16       15       14       13       12       11       10       34         21h       0F       0E       0D       0C       0B       0A       09       08       33         20h       07       06       05       04       03       02       01       00       32         1Fh       18h       REGISTER BANK 3       23         16       15       8       7       15       8         07h			4	
27h       3F       3E       3D       3C       3B       3A       39       38       39         26h       37       36       35       34       33       32       31       30       38         25h       2F       2E       2D       2C       2B       2A       29       28       37         24h       27       26       25       24       23       22       21       20       36         23h       1F       1E       1D       1C       1B       1A       19       18       35         22h       17       16       15       14       13       12       11       10       34         21h       OF       0E       OD       0C       0B       0A       09       08       33         20h       07       06       05       04       03       02       01       00       32         1Fh       REGISTER BANK 3       22       11       10       34         18h       REGISTER BANK 2       13       24         10h       REGISTER BANK 1       8         08h <td col<="" td=""><td></td><td></td><td>4</td></td>	<td></td> <td></td> <td>4</td>			4
25h       2F       2E       2D       2C       2B       2A       29       28       37         24h       27       26       25       24       23       22       21       20       36         23h       1F       1E       1D       1C       1B       1A       19       18       35         22h       17       16       15       14       13       12       11       10       34         21h       OF       0E       0D       0C       0B       0A       09       08       33         20h       07       06       05       04       03       02       01       00       32         1Fh       REGISTER BANK 3       24         17h       REGISTER BANK 2       16         17h       REGISTER BANK 1       15         08h       REGISTER BANK 1       8         07h       REGISTER BANK 0       7         07h       REGISTER BANK 0       0			4	
24h       27       26       25       24       23       22       21       20       36         23h       1F       1E       1D       1C       1B       1A       19       18       35         22h       17       16       15       14       13       12       11       10       34         21h       0F       0E       0D       0C       0B       0A       09       08       33         20h       07       06       05       04       03       02       01       00       32         1Fh       REGISTER BANK 3       24         17h       REGISTER BANK 2       16         17h       REGISTER BANK 2       15         06h       REGISTER BANK 1       8         07h       REGISTER BANK 1       15         08h       REGISTER BANK 0       7         07h       REGISTER BANK 0       7         07h       REGISTER BANK 0       0			4	
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$			4	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$			4	
20h     07     06     05     04     03     02     01     00     32       1Fh     REGISTER BANK 3     31     24       17h     REGISTER BANK 2     16       10h     REGISTER BANK 1     15       08h     REGISTER BANK 1     8       07h     REGISTER BANK 0     7       00h     REGISTER BANK 0     0			4	
1FhREGISTER BANK 33118h2417hREGISTER BANK 22310h160FhREGISTER BANK 11508h07h807hREGISTER BANK 00				
18h2417hREGISTER BANK 22310h160FhREGISTER BANK 11508h807h700h0				
10hREGISTER BANK 2160FhREGISTER BANK 11508h8707hREGISTER BANK 00	18h	REGISTER BANK 3	24	
0Fh 08h 07h 00h REGISTER BANK 0 15 8 7 0		REGISTER BANK 2		
08h REGISTER BANK 1 8 07h REGISTER BANK 0 7 00h 00			1	
00h REGISTER BANK 0 0		REGISTER BANK 1		
		REGISTER BANK 0		
МНІООб	00h			
		MHIOOE	3	

Fig.6 Internal Main RAM bit addresses.

P8xC591

### 7.3.1 SPECIAL FUNCTION REGISTERS

Table 4	Special Function Register Bit Address, Symbol or Alternate Port Function
* = SFRs	are bit addressable; # = SFRs are modified from or added to the 80C51 SFRs.

		BECODUPTION SFR BIT FUNCTIONS AND ADDRESSES						RESET			
NAME	DESCRIPTION	ADDR	MSB							LSB	VALUE
ACC*	Accumulator	E0H	E7	E6	E5	E4	E3	E2	E1	E0	00H
ADCH#	A/D converter high	C6H									xxxxxxxb
ADCON#	A/D control	C5H	ADC.1	ADC.0	-	ADCI	ADCS	AADR2	AADR1	AADR0	xx000000b
AUXR	Auxiliary	8EH	-	-	-	-	-	LVADC	EXTRAM	A0	xxxxx110B
AUXR1	Auxiliary	A2H	ADC8	AIDL	SRST	WDE	WUPD	0	-	DPS	000000x0B
В*	B register	F0H	F7	F6	F5	F4	F3	F2	F1	F0	оон
CTCON#	Capture control	EBH	CTN3	CTP3	CTN2	CTP2	CTN1	CTP1	CTN0	CTP0	00Н
CTH3#	Capture high 3	CFH		•		•					xxxxxxxB
CTH2#	Capture high 2	CEH									xxxxxxxB
CTH1#	Capture high 1	CDH									xxxxxxxB
CTH0#	Capture high 0	ссн									xxxxxxxB
CMH2#	Compare high 2	СВН									00H
CMH1#	Compare high 1	CAH									00H
CMH0#	Compare high 0	С9Н									00H
CTL3#	Capture low 3	AFH									xxxxxxxB
CTL2#	Capture low 2	AEH									xxxxxxxB
CTL1#	Capture low 1	ADh									xxxxxxxB
CTL0#	Capture low 0	ACH									xxxxxxxB
CML2#	Compare low 2	ABH									00H
CML1#	Compare low 1	AAH									00H
CML0#	Compare low 0	A9H									00H
DPTR:	Data Pointer (2 bytes):										
DPH	Data Pointer High	83h									00H
DPL	Data Pointer Low	82h									00H
			AF	AE	AD	AC	AB	AA	A9	A8	
IENO*#	Interrupt Enable 0	A8H	EA	EAD	ES1	ES0	ET1	EX1	ET0	EX0	оон
			EF	EE	ED	EC	EB	EA	E9	E8	
IEN1*#	Interrupt Enable 1	E8H	ET2	ECAN	ECM1	ECM0	ECT3	ECT2	ECT1	ECT0	00Н
			BF	BE	BD	BC	BB	BA	B9	B8	
IP0*#	Interrupt Priority 0	B8H	-	PAD	PS1	PS0	PT1	PX1	PT0	PX0	x0000000B
			FF	FE	FD	FC	FB	FA	F9	F8	
IP0H	Interrupt Priority 0 high	B7H	-	PADH	PS1H	PS0H	PT1H	PX1H	PT0H	PX0H	x0000000B
IP1*#	Interrupt Priority 1	F8h	PT2	PCAN	PCM1	PCM0	PCT3	PCT2	PCT1	PCT0	оон
IP1H	Interrupt Priority 1 high	F7H	PT2H	PCANH	PCM1H	РСМОН	РСТЗН	PCT2H	PCT1H	PCT0H	оон
CANMOD	CAN Mode Register	C4H					Į	1		1	оон
CANCON	CAN Command (w) and Interrupt (r)	СЗН									00H
CANDAT	CAN Data	C2H									00Н
CANADR	CAN Address	C1H									оон
			C7	C6	C5	C4	C3	C2	C1	C0	
CANSTA*	CAN Status (r)	COH	BS	ES	TS	RS	TCS	TBS	DOS	RBS	00Н
	CAN Interrupt Enable (w)		BEIE	ALIE	EPIE	WUIE	DOIE	EIE	TIE	RIE	1

# P8xC591

NAME	DESCRIPTION	SFR ADDR	MSB		BIT FUN	CTIONS	AND ADD	RESSES		LSB	RESET VALUE
P1M1	Port 1 output mode 1	92H									FCH
P1M2	Port 1 output mode 2	93H									00H
P2M1	Port 2 output mode 1	94H									00H
P2M2	Port 2 output mode 2	95H									00H
P3M1	Port 3 output mode 1	9AH									00H
P3M2	Port 3 output mode 2	9BH									00H
1 01012		3811	B7	B6	B5	B4	B3	B2	B1	B0	
			-	-	CSMR3	CSMR2	CSMR1	CSMR0	RT2	T2	
P3*	Port 3	B0H	RD	WR	T1	ТО		INTO	TXD	RXD	FFH
		Don	A7	A6	A5	A4	A3	A2	A1	A0	1
P2*	Port 2	A0H	A15	A14	A13	A12	A11	A10	A9	A8	FFH
12	10112	//011	97	96	95	94	93	92	91	90	
			ADC5	ADC4	ADC3	ADC2	ADC1	ADC0	_		-
P1*	Port 1	90H	SDA	SCL	CT3I	CT2I	CT1I	СТОІ	TXDC	RXDC	FFH
		3011	87	86	85	84	83	82	81	80	1
P0*	Port 0	80H	AD7	AD6	AD5	AD4	AD3	AD2	AD1	AD0	FFH
PCON	Power Control	87H	SMOD1	SMOD0	POF	WLE	GF1	GF0	PD	IDL	00x00000B
PSW	Program Status Word	DOH	CY	AC	F0	RS1	RS0	ov	F1	P	0000000B
PWMP#	PWM Prescaler	FEH		AC	10	1.51	1.30	00		F	00H
PWMP1#	PWM Register 1	FDH									00H
PWMP0#	PWM Register 0	FCH									00H
RTE#	Reset Enable	EFH					RP35	RP34	RP33	RP32	xxxx0000B
S0ADDR	Serial 0 Slave Address	F9H					KF35	KF34	KF33	RF32	00H
SOADEN	Senar o Slave Address Slave Address Mask	B9H									00H
SP	Stack Pointer	81H									00H 07H
SP SOBUF	Serial 0 Data Buffer	99H									xxxxxxxB
SOPSL	Prescaler Value UART	FAH									00H
SOPSL	Prescaler/Value UART	FBH	SPS					Dragoolar k	iahor pibble		00H 0xxx0000B
30P3H	Prescalel/value UART	гоп	9F	9E	9D	9C	9B	9A	nigher nibble 99	98	
S0CON*	Serial 0 Control	98H	SM0/FE	9E SM1	9D SM2	REN	TB8	RB8	99 TI	RI	00Н
S1CON#*	Serial 1Control	D8H	CR2	ENS1	STA	ST0	SI	AA	CR1	CR0	00H
S1ADR#	Serial 1 Address	DBH		ENST				AA	GRI	GC	-
STADR# S1DAT#					514		E99			GC	00H
S1DAT#	Serial 1 Data	DAH D9H		802	800	801	800	0	0	0	00H
5151A#	Serial 1 Status	Dau	SC4 DF	SC3 DE	SC2	SC1 DC	SC0	0	0	0	F8H
OTE#	Set Enchle				DD		DB	DA	D9	D8	
STE#	Set Enable	EEH					SP35	SP34	SP33	SP32	xxxx0000B
TH1	Timer High 1	8DH									00H
TH0	Timer High 0	8CH									00H
TL1	Timer Low 1	8BH									00H
TL0	Timer Low 0	8AH									00H
TMH2#	Timer High 2	EDH									00H
TML2#	Timer Low 2	ECH									00H

# P8xC591

NAME	DESCRIPTION	SFR ADDR	MSB	BIT FUNCTIONS AND ADDRESSES MSB LSB							RESET VALUE
тмор	Timer Mode	89H	GATE	C/T	M1	MO	GATE	C/T	M1	MO	00H
			8F	8E	8D	8C	8B	8A	89	88	
TCON*	Timer Control	88H	TF1	TR1	TF0	TR0	IE1	IT1	IE0	IT0	00H
TM2CON#	Timer 2 Control	EAH	T2IS1	T2IS0	T2ER	T2B0	T2P1	T2P0	T2MS1	T2MS0	00H
			CF	CE	CD	СС	СВ	CA	C9	C8	
TM2IR#*	Timer 2/CAN Int Flag Reg	C8H	T2OV	CMI2/ CAN	CMI1	CMI0	СТІЗ	CTI2	CTI1	CTI0	00H
Т3#	Timer 3	FFH				1					00H

## P8xC591

#### 7.4 Dual DPTR

The dual DPTR structure (see Figure 7) is a way by which the chip will specify the address of an external data memory location. There are two 16-bit DPTR registers that address the external memory, and a single bit called DPS = AUXR1/bit0 that allows the program code to switch between them.

The DPS bit status should be saved by software when switching between DPTR0 and DPTR1.

Note that bit 2 is not writable and is always read as a zero. This allows the DPS bit to be quickly toggled simply by executing an INC AUXR1 instruction without affecting the other bits.

#### **DPTR Instructions**

The instructions that refer to DPTR refer to the data pointer that is currently selected using the AUXR1/bit 0 register. The six instructions that use the DPTR are as follows:

INC DPTRIncrements the data pointer by 1							
MCV DPTR, #data 16 constant	Loads the DPTR with a 16-bit						
	Move code byte relative to						

MOV A, @ A+DFTR	DPTR to ACC
MOVX A, @ DPTR	Move external RAM (16-bit address) to ACC
MOVX @ DPTR, A	Move ACC to external RAM (16-bit address)
JMP @ A + DPTR	Jump indirect relative to DPTR

The data pointer can be accessed on a byte-by-byte basis by specifying the low or high byte in an instruction which accesses the SFRs. See application note AN458 for more details.



## P8xC591

#### 7.4.1 AUXR1 PAGE REGISTER

#### Table 5 AUXR1 Page Register (address A2H)

7	6	5	4	3	2	1	0
ADC8	AIDL	SRST	WDE	WUPD	0	-	DSP

#### Table 6 Description of AUXR1 of bits

User software should not write 1s to reserved bits. Theses bits may be used in future 8051 family products to invoke new features. In that case, the reset or inactive value of the new bit will be logic 0, and its active value will be logic 1. The value read from a reserved bit is indeterminate. The reset value of AUXR1 is (00000xB).

BIT	SYMBOL	DESCRIPTION
7	ADC8	ADC Mode Switch. Switches between 10-bit conversion and 8-bit conversion
		ADC8 Operating Mode
		0 10-bit conversion (50 machine cycles)
		1 8-bit conversion (24 machine cycles)
6	AIDL	Enables the ADC during Idle mode.
5	SRST	Software Reset.
4	WDE	Watchdog Timer Enable Flag.
3	WUPD	Enable Wake-up from Power-down.
2	0	Reserved.
1	—	Reserved.
0	DSP	Data Pointer Switch. Switches between DPRT0 and DPTR1.
		ADC8 Operating Mode
		0 DPTR0
		1 DPTR1

P8xC591

#### 8 I/O FACILITIES

The P8xC591 consists of 32 I/O Port lines with partly multiple functions. The I/O's are held HIGH during reset (asynchronous, before oscillator is running).

Ports 0, 1, 2 and 3 perform the following alternative functions:

- Port 0 is the same as in the 80C51. After reset the Port Special Function Register is set to 'FFh' as known from other 80C51 derivatives. Port 0 also provides the multiplexed low-order address and data bus used for expanding the P8xC591 with standard memories and peripherals.
- Port 1 supports several alternative functionalities. For this reason it has different I/O stages. Note, port P1.0 and P1.1 are Driven-High and P1.2 to P1.7 are High-Impedance (Tri-state) after reset.
- Port 2 is the same as in the 80C51. After reset the Port Special Function Register is set to 'FFh' as known from other 80C51 derivatives. Port 2 also provides the high-order address bus when the P8xC591 is expanded with external Program Memory and/or external Data Memory.
- Port 3 is the same as in the 80C51. During reset the Port 3 Special Function Register is set to 'FFh' as known from other 80C51 derivatives.

#### 9 OSCILLATOR CHARACTERISTICS

XTAL1 and XTAL2 are the input and output, respectively, of an inverting amplifier. The pins can be configured for use as an on-chip oscillator, as shown in the logic symbol.

To drive the device from an external clock source, XTAL1 should be driven while XTAL2 is left unconnected. There are no requirements on the duty cycle of the external clock signal. However, minimum and maximum high and low times specified in the data sheet must be observed.

#### 10 RESET

A reset is accomplished by holding the  $\overline{RST}$  pin LOW for at least two machine cycles (12 oscillator periods), while the oscillator is running. To insure a good power-on reset, the  $\overline{RST}$  pin must be low long enough to allow the oscillator time to start up (normally a few milliseconds) plus two machine cycles.

The  $\overline{\text{RST}}$  line can also be pulled LOW internally by a pull-down transistor activated by the watchdog timer T3. The length of the output pulse from T3 is 3 machine cycles.

A pulse of such short duration is necessary in order to recover from a processor or system fault as fast as possible.

Note that the short reset pulse from Timer T3 cannot discharge the power-on reset capacitor (see Figure 8). Consequently, when the watchdog timer is also used to set external devices, this capacitor arrangement should not be connected to the  $\overline{\text{RST}}$  pin, and a different circuit should be used to perform the power-on reset operation. A timer T3 overflow, if enabled, will force a reset condition to the P8xC591 by an internal connection, whether the output  $\overline{\text{RST}}$  is pulled-up HIGH or not.

A reset may be performed in software by setting the software reset bit, SRST (AUXR1.5).

This device also has a Power-on Detect Reset circuit as  $V_{CC}$  transitions from  $V_{CC}$  past  $V_{\overline{RST}}.$ 





P8xC591

#### 11 LOW POWER MODES

#### 11.1 Stop Clock Mode

The static design enables the clock speed to be reduced down to 0 MHz (stopped). When the oscillator is stopped, the RAM and Special Function Registers retain their values. This mode allows step-by-step utilization and permits reduced system power consumption by lowering the clock frequency down to any value. For lowest power consumption the Power-down mode is suggested.

#### 11.2 Idle Mode

In the Idle mode (see Table 7), the CPU puts itself to sleep while all of the on-chip peripherals stay active. The instruction to invoke the idle mode is the last instruction executed in the normal operating mode before the Idle mode is activated. The CPU contents, the on-chip RAM, and all of the special function registers remain intact during this mode. The Idle mode can be terminated either by any enabled interrupt (at which time the process is picked up at the interrupt service routine and continued), or by a hardware reset which starts the processor in the same manner as a Power-on reset.

#### 11.3 Power-down Mode

To save even more power, a Power-down mode (see Table 7) can be invoked by software. In this mode, the oscillator is stopped and the instruction that invoked Power Down is the last instruction executed. The on-chip RAM and Special Function Registers retain their values down to 2.0 V and care must be taken to return  $V_{CC}$  to the minimum specified operating voltages before the Power-down Mode is terminated.

A hardware reset or external interrupt can be used to exit from Power-down. The Wake-up from Power-down bit, WUPD (AUXR1.3) must be set in order for an interrupt to cause a Wake-up from Power-down. Reset redefines all the SFRs but does not change the on-chip RAM. A Wake-up allows both the SFRs and the on-chip RAM to retain their values.

To properly terminate Power-down the reset or external interrupt should not be executed before  $V_{CC}$  is restored to its normal operating level and must be held active long enough for the oscillator to restart and stabilize (normally less than 10 ms).

MODE	MEMORY	ALE	PSEN	PORT 0	PORT 1	PORT 2	PORT 3	PWM0/ PWM1
Idle	internal	1	1	port data	port data	port data	port data	high
	external	1	1	float	port data	address	port data	high
Power-down	internal	0	0	port data	port data	port data	port data	high
	external	0	0	float	port data	port data	port data	high

**Table 7** Status of external pins during Idle and Power-down modes

With an external interrupt, INTO and INT1 must be enabled and configured as level-sensitive. Holding the pin low restarts the oscillator but bringing the pin back high completes the exit. Once the interrupt is serviced, the next instruction to be executed after RETI will be the one following the instruction that put the device into Power-down.

### P8xC591

#### 11.3.1 POWER OFF FLAG

The Power Off Flag (POF) is set by on-chip circuitry when the V<sub>CC</sub> level on the P8xC591 rises from 0 to 5 V. The POF bit can be set or cleared by software allowing a user to determine if the reset is the result of a power-on or warm after Power-down. The V<sub>CC</sub> level must remain above 3 V for the POF to remain unaffected by the V<sub>CC</sub> level.

#### 11.3.2 DESIGN CONSIDERATION

• When the Idle mode is terminated by a hardware reset, the device normally resumes program execution, from where it left off, up to two machine cycles before the internal reset algorithm takes control. On-chip hardware inhibits access to internal RAM in this event, but access to the port pins is not inhibited. To eliminate the possibility of an unexpected write when Idle is terminated by reset, the instruction following the one that invokes Idle should not be one that writes to a port pin or to external memory.

#### 11.3.3 ONCE<sup>TM</sup> MODE

The  $ONCE^{TM}$  ("On-Circuit Emulation") Mode facilities testing and debugging of systems without the device having to be removed from the circuit. The ONCE Mode is invoked by:

- 1. Pull ALE low while the device is in reset an PSEN is high,
- 2. Hold ALE low as RST is deactivated.

While the device is in ONCE Mode, the Port 0 pins go into a float state, and the other port pins and ALE and  $\overrightarrow{\text{PSEN}}$  are weakly pulled high. The oscillator circuit remains active. While the device is in this mode, an emulator or test CPU can be used to drive the circuit. Normal operation is restored when a normal reset is applied.

#### 11.3.4 REDUCED EMI MODE

The ALE-Off bit, AO (AUXR.0) can be set to 0 disable the ALE output. It will automatically become active when required for external memory accesses and resume to the OFF state after completing the external memory access.

#### 11.3.5 POWER CONTROL REGISTER (PCON)

 Table 8
 Power Control Register (address 87H)

7	6	5	4	3	2	1	0
SMOD1	SMOD0	POF	WLE	GF1	GF0	PD	IDL

#### Table 9 Description of PCON bits

If logic 1s are written to PD and IDL at the same time, PD takes precedence. The reset value of PCON is (0XX00000).

BIT	SYMBOL	DESCRIPTION
7	SMOD1	<b>Double Baud rate</b> . When set to logic 1 the baud rate is doubled when the serial port SIO0 is being used in Modes 1, 2 and 3.
6	SMOD0	Double Baud rate. Selects SM0/FE for SCON.7 bit.
5	POF	Power Off flag.
4	WLE	Watchdog Load Enable. This flag must be set by software prior to loading T3 (Watchdog Timer). It is cleared when T3 is loaded.
3	GF1	General purpose flag bits.
2	GF0	
1	PD	<b>Power-down mode select</b> . Setting this bit activates Power-down mode. It can only be set if the Watchdog timer enable bit 'WDE' is set to logic 0.
0	IDL	Idle mode select. Setting this bit activates the Idle mode.

## P8xC591

#### 12 CAN, CONTROLLER AREA NETWORK

Controller Area Network is the definition of a high performance communication protocol for serial data communication. The CAN controller circuitry is designed to provide a full implementation of the CAN-Protocol according to the CAN Specification Version 2.0 B. Microcontroller including this on-chip CAN controller are used to build powerful local networks, both for general industrial and automotive environments. The result is a strongly reduced wiring harness and enhanced diagnostic and supervisory capabilities.

The P8xC591 includes the same functions known from the SJA1000 stand-alone CAN controller from Philips Semiconductors with the following improvements:

- Enhanced receive interrupt
- Enhanced acceptance filter
  - 8 filter for standard frame formats
  - 4 filter for extended formats
  - "change on the fly" feature.

#### 12.1 Features of the PeliCAN controller

12.1.1 GENERAL CAN FEATURES

- CAN 2.0B protocol compatibility
- Multi-master architecture
- Bus access priority determined by the message identifier (11 bit or 29 bit)
- Non destructive bit-wise arbitration
- Guaranteed latency time for high priority messages
- Programmable transfer rate (up to 1Mbit/s)
- Multicast and broadcast message facility
- Data length from 0 up to 8 bytes
- Powerful error handling capability
- Non-return-to-zero (NRZ) coding/decoding with bit-stuffing
- Suitable for use in a wide range of networks including SAE's network classes A, B, C.

- 12.1.2 P8xC591 PELICAN FEATURES (ADDITIONAL TO CAN 2.0B)
- Supports 11-bit identifier as well as 29-bit identifier
- Bit rates up to 1 Mbit/s
- · Error Counters with read / write access
- Programmable Error Warning Limit
- Error Code Capture with detailed bit position
- · Arbitration Lost Interrupt with detailed bit position
- Single Shot Transmission (no re-transmission)
- Listen Only Mode (no acknowledge, no active error flags)
- Hot Plugging support (software driven bit rate detection)
- Extended receive buffer (FIFO, 64 byte)
- Receive Buffer level sensitive Receive Interrupt
- High Priority Acceptance Filters for Receive Interrupt
- · Acceptance Filters with "change on the fly" feature
- Reception of "own" messages (Self Reception Request)
- Programmable CAN output driver configuration.

P8xC591

#### 12.2 PeliCAN structure

A 80C51 CPU Interface connects the PeliCAN to the internal bus of the P8xC591 microcontroller. Via five Special Function Registers CANADR, CANDAT, CANMOD, CANSTA and CANCON the CPU has access to the PeliCAN. The SFR will described later on.



2000 Jul 26

INTERFACE MANAGEMENT LOGIC (IML)

The Interface Management Logic interprets commands from the CPU, controls addressing of the CAN Registers and provides interrupts and status information to the CPU. Additionally it drives the universal interface of the PeliCAN.

Single-chip 8-bit microcontroller with CAN controller

### 12.2.2 TRANSMIT BUFFER (TXB)

The Transmit Buffer is an interface between the CPU and the Bit Stream Processor (BSP) and is able to store a complete CAN message which should be transmitted over the CAN network. The buffer is 13 bytes long, written by the CPU and read out by the BSP or the CPU itself.

### 12.2.3 RECEIVE BUFFER (RXB, RXFIFO)

The Receive Buffer is an interface between the Acceptance Filter and the CPU and stores the received and accepted messages from the CAN Bus line. The Receive Buffer (RXB) represents a CPU-accessible 13-byte-window of the Receive FIFO (RXFIFO), which has a total length of 64 bytes. With the help of this FIFO the CPU is able to process one message while other messages are being received.

### 12.2.4 ACCEPTANCE FILTER (ACF)

The Acceptance Filter compares the received identifier with the Acceptance Filter Table contents and decides whether this message should be accepted or not. In case of a positive acceptance test, the complete message is stored in the RXFIFO. The ACF contains 4 independent Acceptance Filter banks supporting extended and standard CAN frames with "change on the fly" feature.

### 12.2.5 BIT STREAM PROCESSOR (BSP)

The Bit Stream Processor is a sequencer, controlling the data stream between the Transmit Buffer, RXFIFO and the CAN-Bus. It also performs the error detection, arbitration, stuffing and error handling on the CAN bus.

#### 12.2.6 ERROR MANAGEMENT LOGIC (EML)

The EML is responsible for the error confinement of the transfer-layer modules. It gets error announcements from the BSP and then informs the BSP and IML about error statistics.

## 12.2.7 BIT TIMING LOGIC (BTL)

The Bit Timing Logic monitors the serial CAN bus line and handles the Bus line-related bit timing. It synchronizes to the bit stream on the CAN Bus on a "recessive" to "dominant" Bus line transition at the beginning of a message (hard synchronization) and resynchronizes on further transitions during the reception of a message (soft synchronization). The BTL also provides programmable time segments to compensate for the propagation delay times and phase shifts (e.g., due to oscillator drifts) and to define the sampling time and the number of samples to be taken within a bit time.

### 12.2.8 TRANSMIT MANAGEMENT LOGIC (TML)

The Transmit Management Logic provides the driver signals for the push-pull CAN TX transistor stage. Depending on the programmable output driver configuration the external transistors are switched on or off. Additionally a short circuit protection and the asynchronous float on hardware reset is performed here.

12.2.1

# P8xC591

**Preliminary Specification** 

26

### P8xC591

# 12.3 Communication between PeliCAN controller and CPU

A 80C51 CPU Interface connects the PeliCAN to the internal bus of an 80C51 microcontroller. Special Function Registers, allows a smart and fast access to the PeliCAN registers and RAM area. Because of the big address range to be supported, an indirect pointer based addressing is

included allowing a fast register access with address autoincrement mode. This reduces the needed number of Special Function Registers to an amount of 5.

- Five Special Function Registers (SFRs)
- Register address generation in auto-increment mode
- · Access to the complete address range of the PeliCAN



#### 12.3.1 SPECIAL FUNCTION REGISTERS

Via the five Special Function Registers CANADR, CANDAT, CANMOD, CANSTA and CANCON the CPU has access to the PeliCAN Block. Note that CANCON and CANSTA have different registers mapped depending on the direction of the access. The PeliCAN registers may be accessed in two different ways. The most important registers, which should support software polling or are controlling major CAN functions are accessible directly as separate SFRs. Other parts of the PeliCAN Block are accessible using an indirect pointer mechanism. In order to achieve a high data throughput even if the indirect access is used, an address auto-increment feature is included here.

P8xC591

SFR	ACCESS	PELICAN REG.	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0	SFR ADDR
CANADR	Read/ Write	-	CANA7	CANA6	CANA5	CANA4	CANA3	CANA2	CANA1	CANA0	C1
CANDAT	Read/ Write	-	CAND7	CAND6	CAND5	CAND4	CAND3	CAND2	CAND1	CAND0	C2
CANMOD	Read/ Write	Mode	ТМ	RIPM	RPM	SM	_	STM	LOM	RM	C4
CANSTA	Read	Status	BS	ES	TS	RS	TCS	TBS	DOS	RBS	C0
	Write	Interrupt Enable	BEIE	ALIE	EPIE	WUIE	DOIE	EIE	TIE	RIE	
CANCON	Read	Interrupt	BEI	ALI	EPI	WUI	DOI	EI	TI	RI	C3
	Write	Command	-	-	-	SRR	CDO	RRB	AT	TR	

#### Table 10 CAN Special Function Registers

#### 12.3.2 CANADR

This read/write register defines the address of one of the PeliCAN internal registers to be accessed via CANDAT. It could be interpreted as a pointer to the PeliCAN.

The read and write access to the PeliCAN Block register is performed using the CANDAT register.

With the implemented auto address increment mode a fast stack-like reading and writing of CAN controller internal registers is provided. If the currently defined address within CANADR is above or equal to 32 decimal, the content of CANADR is incremented automatically after any read or write access to CANDAT. For instance, loading a message into the Transmit Buffer can be done by writing the first Transmit Buffer Address (112 decimal) into CANADR and then moving byte by byte of the message to CANDAT. Incrementing CANADR beyond FFh resets CANADR to 00h.

In case CANADR is below 32 decimal, there is no automatic address incrementation performed. CANADR keeps its value even if CANDAT is accessed for reading or writing. This is to allow polling of registers in the lower address space of the PeliCAN controller.

#### 12.3.3 CANDAT REGISTER

CANDAT is implemented as a read/write register.

The Special Function Register CANDAT appears as a port to the CAN controller's internal register (memory location) being selected by CANADR. Reading or writing CANDAT is effectively an access to that PeliCAN internal register, which is selected by CANADR. CANDAT is implemented as a read/write register.

Note that any access to this register automatically increments CANADR if the current address within CANADR is above or equal to 32 decimal.

#### 12.3.4 CANMOD

With a read or write access to CANMOD the Mode Register of the PeliCAN is accessed directly. The Mode register is located at address 00h within the PeliCAN Block.

#### 12.3.5 CANSTA

The CANSTA SFR provides a direct access to the Status Register of the PeliCAN as well as to the Interrupt Enable Register, depending on the direction of the access.

Reading CANSTA is an access to the Status Register of the PeliCAN (address 2). When writing to CANSTA the Interrupt Enable Register is accessed (address 4).

#### 12.3.6 CANCON

The CANCON SFR provides a direct access to the Interrupt Register of the PeliCAN as well as to the Command register, depending on the direction of the access.

When reading CANCON the Interrupt Register of the PeliCAN is accessed (address 3), while writing to CANCON means an access to the Command Register (address 1).

P8xC591

#### 12.4 Register and Message Buffer description

#### 12.4.1 Address Layout

The PeliCAN internal registers appear to the host CPU as on-chip memory mapped peripheral registers. Because the PeliCAN can operate in different modes (Operating / Reset, see also Mode Register), one have to distinguish between different internal address definitions. Starting from CAN Address 128 the complete internal FIFO RAM is mapped to the CPU Interface.

#### Table 11 Address allocation

CAN		OPERA	TING MODE	RE	SET MODE
ADDR.		READ	WRITE	READ	WRITE
0	Мо	de	Mode	Mode	Mode
1	(00	)	Command	(00)	Command
2	Sta	itus	-	Status	-
3	Inte	errupt	-	Interrupt	-
4	Inte	errupt Enable	Interrupt Enable	Interrupt Enable	Interrupt Enable
5	Rx Interrupt Level		Rx Interrupt Level	Rx Interrupt Level	Rx Interrupt Level
6	Bu	s Timing 0	-	Bus Timing 0	Bus Timing 0
7	Bu	s Timing 1	-	Bus Timing 1	Bus Timing 1
8	Se	e Note 2	-	-	-
9	Rx	Message Counter	-	Rx Message Counter	-
10	Rx	Buffer Start Address	-	Rx Buffer Start Address	-
11	Art	bitration Lost Capture	-	Arbitration Lost Capture	-
12	Err	or Code Capture	-	Error Code Capture	-
13	Err	or Warning Limit	Error Warning Limit	Error Warning Limit	Error Warning Limit
14	Rx	Error Counter	-	Rx Error Counter	Rx Error Counter
15	ΤХ	Error Counter	-	TX Error Counter	TX Error Counter
16 to 28	res	erved (00)	-	reserved (00)	-
29	AC	F Mode	-	ACF Mode	ACF Mode
30	AC	F Enable	ACF Enable	ACF Enable	ACF Enable
31	AC	F Priority	ACF Priority	ACF Priority	ACF Priority
32		Acceptance Code 0	Acceptance Code 0	Acceptance Code 0	Acceptance Code 0
33		Acceptance Code 1	Acceptance Code 1	Acceptance Code 1	Acceptance Code 1
34	В	Acceptance Code 2	Acceptance Code 2	Acceptance Code 2	Acceptance Code 2
35	AN	Acceptance Code 3	Acceptance Code 3	Acceptance Code 3	Acceptance Code 3
36	ĸ	Acceptance Mask 0	Acceptance Mask 0	Acceptance Mask 0	Acceptance Mask 0
37	1	Acceptance Mask 1	Acceptance Mask 1	Acceptance Mask 1	Acceptance Mask 1
38		Acceptance Mask 2	Acceptance Mask 2	Acceptance Mask 2	Acceptance Mask 2
39		Acceptance Mask 3	Acceptance Mask 3	Acceptance Mask 3	Acceptance Mask 3
40		Acceptance Code 0	Acceptance Code 0	Acceptance Code 0	Acceptance Code 0
41		Acceptance Code 1	Acceptance Code 1	Acceptance Code 1	Acceptance Code 1
42	В	Acceptance Code 2	Acceptance Code 2	Acceptance Code 2	Acceptance Code 2
43	A Acceptance Code 3		Acceptance Code 3	Acceptance Code 3	Acceptance Code 3
44	ĸ	Acceptance Mask 0	Acceptance Mask 0	Acceptance Mask 0	Acceptance Mask 0
45	2	Acceptance Mask 1	Acceptance Mask 1	Acceptance Mask 1	Acceptance Mask 1
46		Acceptance Mask 2	Acceptance Mask 2	Acceptance Mask 2	Acceptance Mask 2
47		Acceptance Mask 3	Acceptance Mask 3	Acceptance Mask 3	Acceptance Mask 3

P8xC591

CAN			OPERATIN				RESET	MODE		
ADDR.		REA	D	WF	RITE	RE	AD	WR	ITE	
48		Acceptance Co	de 0	Acceptance Cod	le 0	Acceptance Cod	e 0	Acceptance Code 0		
49		Acceptance Co	de 1	Acceptance Cod	le 1	Acceptance Code 1		Acceptance Code 1		
50	в	Acceptance Co	de 2	Acceptance Code 2		Acceptance Cod	e 2	Acceptance Cod	e 2	
51	AN	Acceptance Co	de 3	Acceptance Code 3		Acceptance Cod	e 3	Acceptance Cod	e 3	
52	K	Acceptance Ma	sk 0	Acceptance Mas	sk 0	Acceptance Mas	k 0	Acceptance Mas	k 0	
53	3	Acceptance Ma	sk 1	Acceptance Mas	sk 1	Acceptance Mas	k 1	Acceptance Mas	k 1	
54		Acceptance Ma	sk 2	Acceptance Mas	sk 2	Acceptance Mas	k 2	Acceptance Mas	k 2	
55		Acceptance Ma	sk 3	Acceptance Mas	sk 3	Acceptance Mas	k 3	Acceptance Mas	k 3	
56		Acceptance Co	de 0	Acceptance Cod	le 0	Acceptance Cod	e 0	Acceptance Cod	e 0	
57		Acceptance Co	de 1	Acceptance Code 1		Acceptance Cod	e 1	Acceptance Cod	e 1	
58	в	Acceptance Co	de 2	Acceptance Cod	le 2	Acceptance Cod	e 2	Acceptance Cod	e 2	
59	AN	Acceptance Co	de 3	Acceptance Cod	le 3	Acceptance Code 3		Acceptance Cod	e 3	
60	ĸ	Acceptance Ma	sk 0	Acceptance Mas	Acceptance Mask 0		Acceptance Mask 0		Acceptance Mask 0	
61	4	Acceptance Ma	sk 1	Acceptance Mas	Acceptance Mask 1		Acceptance Mask 1		Acceptance Mask 1	
62		Acceptance Ma	sk 2	Acceptance Mask 2		Acceptance Mas	k 2	Acceptance Mas	k 2	
63		Acceptance Ma	Acceptance Mask 3		sk 3	Acceptance Mas	k 3	Acceptance Mas	k 3	
64 to 95	reserved (00)		-		reserved (00)		-			
		(SFF)	(EFF)			(SFF)	(EFF)	(SFF)	(EFF)	
96	Rx	Frame Info	Rx Frame Info	-		Rx Frame Info	Rx Frame Info	Rx Frame Info	Rx Frame Info	
97	Rx	Identifier 1	Rx Identifier 1	-		Rx Identifier 1	Rx Identifier 1	Rx Identifier 1	Rx Identifier 1	
98	Rx	Identifier 2	Rx Identifier 2	-		Rx Identifier 2	Rx Identifier 2	Rx Identifier 2	Rx Identifier 2	
99	Rx	Data 1	Rx Identifier 3	-		Rx Data 1	Rx Identifier 3	Rx Data 1	Rx Identifier 3	
100	Rx	Data 2	Rx Identifier 4	-		Rx Data 2	Rx Identifier 4	Rx Data 2	Rx Identifier 4	
101	Rx	Data 3	Rx Data 1	-		Rx Data 3	Rx Data 1	Rx Data 3	Rx Data 1	
102	Rx	Data 4	Rx Data 2	-		Rx Data 4	Rx Data 2	Rx Data 4	Rx Data 2	
103	Rx	Data 5	Rx Data 3	-		Rx Data 5	Rx Data 3	Rx Data 5	Rx Data 3	
104	Rx	Data 6	Rx Data 4	-		Rx Data 6	Rx Data 4	Rx Data 6	Rx Data 4	
105	Rx	Data 7	Rx Data 5	-		Rx Data 7	Rx Data 5	Rx Data 7	Rx Data 5	
106		Data 8	Rx Data 6	-		Rx Data 8	Rx Data 6	Rx Data 8	Rx Data 6	
107		=0 RAM) <sup>(1)</sup>	Rx Data 7	-		(FIFO RAM) <sup>(1)</sup>	Rx Data 7	(FIFO RAM) <sup>(1)</sup>	Rx Data 7	
108	(FIF	=0 RAM) <sup>(1)</sup>	Rx Data 8	-		(FIFO RAM) <sup>(1)</sup>	Rx Data 8	(FIFO RAM) <sup>(1)</sup>	Rx Data 8	
109 to 111	res	erved (00)	-	-		reserved (00)		-		
		(SFF)	(EFF)			(SFF)	(EFF)	(SFF)	(EFF)	
112	Тx	Frame Info	Tx Frame Info	Tx Frame Info	Tx Frame Info	Tx Frame Info	Tx Frame Info	Tx Frame Info	Tx Frame Info	
113	Тх	Identifier 1	Tx Identifier 1	Tx Identifier 1	Tx Identifier 1	Tx Identifier 1	Tx Identifier 1	Tx Identifier 1	Tx Identifier 1	
114	Тх	Identifier 2	Tx Identifier 2	Tx Identifier 2	Tx Identifier 2	Tx Identifier 2	Tx Identifier 2	Tx Identifier 2	Tx Identifier 2	

P8xC591

CAN		OPERATIN	IG MODE		RESET MODE				
ADDR.	READ		WRITE		RE	AD	WRITE		
115	Tx Data 1	Tx Identifier 3	Tx Data 1	Tx Identifier 3	Tx Data 1	Tx Identifier 3	Tx Data 1	Tx Identifier 3	
116	Tx Data 2	Tx Identifier 4	Tx Data 2	Tx Identifier 4	Tx Data 2	Tx Identifier 4	Tx Data 2	Tx Identifier 4	
117	Tx Data 3	Tx Data 1	Tx Data 3	Tx Data 1	Tx Data 3	Tx Data 1	Tx Data 3	Tx Data 1	
118	Tx Data 4	Tx Data 2	Tx Data 4	Tx Data 2	Tx Data 4	Tx Data 2	Tx Data 4	Tx Data 2	
119	Tx Data 5	Tx Data 3	Tx Data 5	Tx Data 3	Tx Data 5	Tx Data 3	Tx Data 5	Tx Data 3	
120	Tx Data 6	Tx Data 4	Tx Data 6	Tx Data 4	Tx Data 6	Tx Data 4	Tx Data 6	Tx Data 4	
121	Tx Data 7	Tx Data 5	Tx Data 7	Tx Data 5	Tx Data 7	Tx Data 5	Tx Data 7	Tx Data 5	
122	Tx Data 8	Tx Data 6	Tx Data 8	Tx Data 6	Tx Data 8	Tx Data 6	Tx Data 8	Tx Data 6	
123	(TXB Memory)	Tx Data 7	(TXB Memory)	Tx Data 7	(TXB Memory)	Tx Data 7	(TXB Memory)	Tx Data 7	
124	(TXB Memory)	Tx Data 8	(TXB Memory)	Tx Data 8	(TXB Memory)	Tx Data 8	(TXB Memory)	Tx Data 8	
125 to 127	General purpose RA	AM	General purpose	RAM	General purpose	RAM	General purpose	RAM	
128	Internal RAM Addre	ss 0 (FIFO)	-		Internal RAM Address 0 (FIFO)		Internal RAM Address 0 (FIFO)		
 191	 Internal RAM Addre	ss 63 (FIFO)	-			 Internal RAM Address 63 (FIFO)		 Internal RAM Address 63 (FIFO)	

#### Notes

1. These address locations reflect the FIFO RAM space behind the current message. The contents are randomly after power-up and contain the beginning of the next message that is received after the current one. If no further message is received, parts of old messages may occur here.

2. Register at address 8 performs NO system function; reserved for future use.

P8xC591

#### 12.5 CAN Registers

### 12.5.1 RESET VALUES

Detection of a set Reset Mode bit results in aborting the current transmission / reception of a message and entering the Reset Mode. On the '1'-to-'0' transition of the Reset Mode bit, the CAN controller returns to the mode defined within the Mode Register.

#### Table 12 Reset mode configuration

"X" means that the values of these registers or bits are not influenced.

ADDR.	REGISTER	BIT	SYMBOL	NAME	RESET BY HARDWARE	SETTING MOD.0 BY SOFTWARE OR DUE TO BUS-OFF
0	Mode	MOD.7 MOD.6 MOD.5 MOD.4 MOD.3 MOD.2 MOD.1 MOD.0	TM - RPM SM - STM LOM RM	Test Mode - Receive Polarity Mode Sleep Mode - Self Test Mode Listen Only Mode Reset Mode	0 (disabled) X (reserved) 0 (active low) 0 (wake-up) 0 (reserved) 0 (normal) 0 (normal) 1 (present)	0 (disabled) X (reserved) 0 (active high) 0 (wake-up) 0 (reserved) X no change X no change 1 (present)
1	Command	CMR.7-5 CMR.4 CMR.3 CMR.2 CMR.1 CMR.0	- SRR CDO RRB AT TR	Self Reception Request0(absent)0(absent)Clear Data Overrun0(no action)0(no actior)Release Receive Buffer0(no action)0(no actior)Abort Transmission0(absent)0(absent)		0 (absent) 0 (no action) 0 (no action) 0 (absent)
2	Status	SR.7 SR.6 SR.5 SR.4 SR.3 SR.2 SR.1 SR.0	BS ES TS RS TCS TBS DOS RBS	Bus Status     0     (Bus-On)     0     (reset)       Error Status     0     (ok)     0     (reset)       Transmit Status     1     (wait idle)     0     (reset)       Receive Status     1     (wait idle)     0     (reset)       Transmission Complete Status     1     (complete)     0     (reset)       Transmit Buffer Status     1     (released)     X     no change (1)       Data Overrun Status     0     (absent)     0     (reset)       Receive Buffer Status     0     (empty)     0     (reset)		0 (reset) 0 (reset) 0 (reset) 0 (reset) X no change (1) 0 (reset) 0 (reset)
3	Interrupt	IR.7 IR.6 IR.5 IR.4 IR.3 IR.2 IR.1 IR.0	BEI ALI EPI WUI DOI EI TI RI	Arbitration Lost Interrupt0 (reset)0 (reset)Error Passive Interrupt0 (reset)0 (reset)Wake-Up Interrupt0 (reset)0 (reset)Data Overrun Interrupt0 (reset)0 (reset)		0 (reset) 0 (reset) 0 (reset) 0 (reset) X no change 0 (reset)
4	Interrupt Enable	IER.7 IER.6 IER.5 IER.4 IER.3 IER.2 IER.1 IER.0	BEIE ALIE EPIE WUIE DOIE EIE TIE RIE	Bus Error Interrupt Enable       X no change       X no change         Arbitr. Lost Interrupt Enable       X no change       X no change         Error Passive Interrupt       X no change       X no change         Wake-Up Interrupt Enable       X no change       X no change         Data Overrun Interrupt Enable       X no change       X no change         Error Warning Interrupt Enable       X no change       X no change         Transmit Interrupt Enable       X no change       X no change         Receive Interrupt Enable       X no change       X no change		X no change X no change X no change X no change X no change X no change
5	Rx Interrupt Level	-	RIL	Rx Interrupt Level         0000000b         X no chan		X no change
6	Bus Timing 0	BTR0.7 BTR0.6 BTR0.5 BTR0.4 BTR0.3 BTR0.2 BTR0.1 BTR0.0	SJW.1 SJW.0 BRP.5 BRP.4 BRP.3 BRP.2 BRP.1 BRP.0	Synchronization Jump Width 0       X no change       X no ch         Baud Rate Prescaler 5       X no change       X no ch         Baud Rate Prescaler 4       X no change       X no ch         Baud Rate Prescaler 3       X no change       X no ch         Baud Rate Prescaler 2       X no change       X no ch         Baud Rate Prescaler 2       X no change       X no ch         Baud Rate Prescaler 1       X no change       X no ch		X no change X no change X no change X no change
7	Bus Timing 1	BTR1.7 BTR1.6 BTR1.5 BTR1.4 BTR1.3 BTR1.2 BTR1.1 BTR1.0	SAM TSEG2.2 TSEG2.1 TSEG2.0 TSEG1.3 TSEG1.2 TSEG1.1 TSEG1.0	SamplingXno changeTime Segment 2.2Xno changeTime Segment 2.1Xno changeTime Segment 2.0Xno changeTime Segment 1.3Xno changeTime Segment 1.2Xno changeTime Segment 1.1Xno changeTime Segment 1.0Xno change		X no change X no change

P8xC591

ADDR.	REGISTER		BIT	SYMBOL	NAME	RESET BY HARDWARE	SETTING MOD.0 BY SOFTWARE OR DUE TO BUS-OFF
9	Rx Message Counter		-	RMC	Rx Message Counter	0	0
10	Rx Buffer S	tart Address	-	RBSA	Rx Buffer Start Address	0000000 <sub>b</sub>	X no change
11	Arbitr. Lost	Capture	-	ALC	Arbitration Lost Capture	0	X no change
12	Error Code	Capture	-	ECC	Error Code Capture	0	X no change
13	Error Warni	ng Limit	-	EWLR	Error Warning Limit Register	96d	X no change
14	Rx Error Co	ounter	-	RXERR	Receive Error Counter	0 (reset)	X no change <sup>(2)</sup>
15	Tx Error Co	unter	-	TXERR	Transmit Error Counter	0 (reset)	X no change <sup>(2)</sup>
29	ACF Mode		ACFMOD.7 ACFMOD.6 ACFMOD.5 ACFMOD.4 ACFMOD.3 ACFMOD.2 ACFMOD.1 ACFMOD.0	MFORMATB4 AMODEB4 MFORMATB3 AMODEB3 MFORMATB2 AMODEB2 MFORMATB1 AMODEB1	Message Format Bank4 Accept. Filt. Mode Bank Message Format Bank3 Accept. Filt. Mode Bank3 Message Format Bank2 Accept. Filt. Mode Bank2 Message Format Bank1 Accept. Filt. Mode Bank1	0 (SFF) 0 (dual) 0 (SFF) 0 (dual) 0 (SFF) 0 (dual) 0 (SFF) 0 (dual)	<ul> <li>X no change</li> </ul>
30	ACF Enable		ACFEN.7 ACFEN.6 ACFEN.5 ACFEN.4 ACFEN.3 ACFEN.2 ACFEN.1 ACFEN.0	B4F2EN B4F1EN B3F2EN B3F1EN B2F2EN B2F1EN B1F2EN B1F1EN	Bank 4 Filter 2 Enable Bank 4 Filter 1 Enable Bank 3 Filter 2 Enable Bank 3 Filter 1 Enable Bank 2 Filter 2 Enable Bank 1 Filter 2 Enable Bank 1 Filter 1 Enable	X no change X no change	X no change X no change
31	ACF Priority		ACFPRIO.7 ACFPRIO.6 ACFPRIO.5 ACFPRIO.4 ACFPRIO.3 ACFPRIO.2 ACFPRIO.1 ACFPRIO.0	B4F2PRIO B4F1PRIO B3F2PRIO B3F1PRIO B2F2PRIO B2F1PRIO B1F2PRIO B1F1PRIO	Bank 4 Filter 2 Priority Bank 4 Filter 1 Priority Bank 3 Filter 2 Priority Bank 3 Filter 1 Priority Bank 2 Filter 2 Priority Bank 2 Filter 1 Priority Bank 1 Filter 2 Priority Bank 1 Filter 1 Priority	X no change X no change	X no change X no change
32 to 35	Bank 1	ACR 0 to 3	-	ACR0 to ACR3	Acceptance Code Register	X no change	X no change
36 to 39	AMR 0 to 3		-	AMR0 to AMR3	Acceptance Mask Register	X no change	X no change
40 to 43	Bank 2	ACR 0 to 3	-	ACR0 to ACR3	Acceptance Code Register	X no change	X no change
44 to 47	AMR 0 to 3		-	AMR0 to AMR3	Acceptance Mask Register	X no change	X no change
48 to 51	Bank 3 ACR 0 to 3		-	ACR0 to ACR3	Acceptance Code Register	X no change	X no change
52 to 55	AMR 0 to 3		-	AMR0 to AMR3	Acceptance Mask Register	X no change	X no change
56 to 59	Bank 4 ACR 0 to 3		-	ACR0 to ACR3	Acceptance Code Register	X no change	X no change
60 to 63	AMR 0 to 3		-	AMR0 to AMR3	Acceptance Mask Register	X no change	X no change
96 to 108	Rx Buffer		-	RXB	Receive Buffer	X empty <sup>(3)</sup>	X empty <sup>(3)</sup>
112 to 124	Tx Buffer		-	ТХВ	Transmit Buffer	X no change	X no change
125 to 127	27 General Purpose RAM		-	-	General Purpose RAM	X no change	X no change

- 1. On Bus-Off the Error Warning Interrupt is set, if enabled.
- If the Reset Mode was entered due to a Bus-off condition, the Receive Error Counter is cleared and the Transmit Error Counter is initialized to 127 to count-down the CAN-defined Bus-off recovery time consisting of 128 occurrences of 11 consecutive recessive bits.
- 3. Internal read/write pointers of the RXFIFO are reset to their initial values. A subsequent read access to the RXB would show undefined data values (parts of old messages). If a message is transmitted, this message is written in parallel to the Receive Buffer. A Receive Interrupt is generated only, if this transmission was forced by the Self Reception Request. So, even if the Receive Buffer is empty, the last transmitted message may be read from the Receive Buffer until it is overridden by the next received or transmitted message. Upon a Hardware Reset, the RXFIFO pointers are reset to the physical RAM address "0". Setting MOD.0 by software or due to the Bus-Off event will reset the RXFIFO pointers to the currently valid FIFO Start Address (RBSA Register) which is different from the RAM address "0" after the first Release Receive Buffer command.

P8xC591

#### 12.5.2 MODE REGISTER (MOD)

The contents of the Mode Register are used to change the behaviour of the CAN controller. Bits may be set or reset by the CPU that uses the Mode Register as a read / write memory. Reserved Bits are read as "0".

BIT	SYMBOL	NAME	VALUE	FUNCTION
MOD.7	ТМ	Test Mode; Note 1	1 (activated)	The TXDC pin will reflect the bit, detected on RXDC pin, with the next positive edge of the system clock. The RPM bit has no influence within this mode.
			0 (disabled)	
MOD.6	RIPM	Reserved.	-	-
MOD.5	RPM	Receive Polarity Mode	1 (high active)	RXD inputs are active high (dominant = 1).
			0 (low active)	RXD inputs are active low (dominant = 0).
MOD.4	SM	Sleep Mode; Note 2	1 (high active))	The CAN controller enters Sleep Mode if no CAN interrupt is pending and there is no bus activity.
			0 (low active)	
MOD.3	_	reserved	_	-
MOD.2	STM	Self Test Mode; Note 1	1 (self test)	In this mode a full node test is possible without any other active node on the bus using the Self Reception Request command. The CAN controller will perform a successful transmission, even if there is no acknowledge received.
			0 (normal)	An acknowledge is required for successful transmission.
MOD.1	LOM	Listen Only Mode; Notes 1 and 3	1 (reset)	In this mode the CAN would give no acknowledge to the CAN bus, even if a message is received successfully. No active error flags are driven to the bus. The error counters are stopped at the current value.
			0 (normal)	Normal communication.
MOD.0	RM	Reset Mode; Note 4	1 (reset)	Setting the Reset Mode bit results in aborting the current transmission/reception of a message and entering the Reset Mode.
			0 (normal)	On the'1'-to-'0' transition of the Reset Mode bit, the CAN controller returns to the Operating Mode.

Table 13	Mode Register	(MOD) CAN Addr.	0 bit interpretation
----------	---------------	-----------------	----------------------

- 1. A write access to the bits MOD.1, MOD.2, MOD.5, MOD.6 and MOD.7 is possible only, if the Reset Mode is entered previously.
- 2. The PeliCAN Block will enter Sleep Mode, if the Sleep Mode bit is set '1' (sleep), there is no bus activity and no interrupt is pending. Setting of SM with at least one of the previously mentioned exceptions valid will result in a wake-up interrupt. The CAN controller will wake up if SM is set LOW (wake-up) or there is bus activity. On wake-up, a Wake-up Interrupt is generated. A sleeping CAN controller which wakes up due to bus activity will not be able to receive this message until it detects 11 consecutive recessive bits (Bus-Free sequence). Note that setting of SM is not possible in Reset Mode. After clearing of Reset Mode, setting of SM is possible first, when Bus-Free is detected again.
- 3. This mode of operation forces the CAN controller to be error passive. Message Transmission is not possible. The Listen Only Mode can be used e.g. for software driven bit rate detection and "hot plugging".

P8xC591

- 4. During a Hardware reset or when the Bus Status bit is set '1' (Bus-Off), the Reset Mode bit is set '1' (present). After the Reset Mode bit is set '0' the CAN controller will wait for:
  - a) one occurrence of Bus-Free signal (11 recessive bits), if the preceding reset has been caused by Hardware reset or a CPU-initiated reset.
  - b) 128 occurrences of Bus-Free, if the preceding reset has been caused by a CAN controller initiated Bus-Off, before re-entering the Bus-On mode

#### 12.5.3 COMMAND REGISTER (CMR)

The contents of the Command Register are used to change the behaviour of the CAN controller. Control bits may be set or reset by the CPU which uses the Command Register as a write only memory.

BIT	SYMBOL	NAME	VALUE	FUNCTION
CMR.7 to CMR.5	-	reserved	-	
CMR.4	SRR	Self Reception Request; Notes 1 and 6	1 (present) 0 (absent)	A message shall be transmitted and received simultaneously.
CMR.3	CDO	Clear Data Overrun; Note 2	1 (clear) 0 (no action)	The Data Overrun Status bit is cleared.
CMR.2	RRB	Release Receive Buffer; Note 3	1 (released) 0 (no action)	The Receive Buffer, representing the message memory space in the RXFIFO is released.
CMR.1	AT	Abort Transmission; Notes 4 and 6	1 (present) 0 (absent)	If not already in progress, a pending Transmission Request is cancelled.
CMR.0	TR	Transmission Request; Notes 5 and 6	1 (present) 0 (absent)	A message shall be transmitted.

 Table 14
 Command Register (CMR) CAN Addr. 1, bit interpretation

- 1. Upon Self Reception Request a message is transmitted and simultaneously received if the acceptance filter is set to the corresponding identifier. A receive and a transmit interrupt will indicate correct self reception. (see also Self Test Mode in Mode Register).
- 2. This command bit is used to clear the Data Overrun condition signalled by the Data Overrun Status bit. As long as the Data Overrun Status bit is set no further Data Overrun Interrupt is generated.
- 3. After reading the contents of the Receive Buffer, the CPU can release this memory space of the RXFIFO by setting the Release Receive Buffer bit '1'. This may result in another message becoming immediately available within the Receive Buffer. If there is no other message available, the Receive Interrupt bit is reset. The Receive Interrupt is also reset in case there is no "high priority" message available within the FIFO (see acceptance filter description) and the available message bytes are equal to or less to the specified value within the Receive Interrupt Level Register. If the RRB command is given, it will take at least 2 internal clock cycles before a new receive interrupt is generated and Rx Buffer Start Address is updated.
- 4. The Abort Transmission bit is used when the CPU requires the suspension of the previously requested transmission, e.g. to transmit a more urgent message before. A transmission already in progress is not stopped. In order to see if the original message had been either transmitted successfully or aborted, the Transmission Complete Status bit should be checked. This should be done after the Transmit Buffer Status bit has been set '1' or a Transmit Interrupt has been generated.

P8xC591

- If the Transmission Request or the Self Reception Request bit was set '1' in a previous command, it cannot be cancelled by resetting the bits. The requested transmission may only be cancelled by setting the Abort Transmission bits.
- 6. Setting the command bits CMR.0 and CMR.1 simultaneously results in transmitting a message once. No re-transmission will be performed in case of an error or arbitration lost (single shot transmission). Setting the command bits CMR.4 and CMR.1 simultaneously results in sending the transmit message once using the self reception feature. No re-transmission will be performed in case of an error or arbitration lost. Setting the command bits CMR.0, CMR.1 and CMR.4 simultaneously results in transmitting a message once as described for CMR.0 and CMR.1. The moment the Transmit Status bit is set within the Status Register, the internal Transmission Request Bit is cleared automatically. Setting CMR.0 and CMR.4 simultaneously will ignore the set CMR.4 bit.

#### 12.5.4 STATUS REGISTER (SR)

The content of the Status Register reflects the status of the CAN controller. The Status Register appears to the CPU as a read only memory.

BIT	SYMBOL	NAME	VALUE	FUNCTION
SR.7	BS	Bus Status; Note 1	1 (Bus-Off)	The CAN controller is not involved in bus activities.
			0 (Bus-On)	The CAN controller is involved in bus activities
SR.6	ES	Error Status; Note 2	1 (error)	At least one of the error counters has reached or exceeded the CPU warning limit.
			0 (ok)	Both error counters are below the warning limit.
SR.5	TS	Transmit Status;	1 (transmit)	The CAN controller is transmitting a message.
		Note 3	0 (idle)	
SR.4	RS	Receive Status;	1 (receive)	The CAN controller is receiving a message.
		Note 3	0 (idle)	
SR.3	TCS	Transmission Complete Status; Note 4	1 (complete)	Last requested transmission has been successfully completed.
			0 (incomplete)	Previously requested transmission is not yet completed.
SR.2	TBS	Transmit Buffer Status; Note 5	1 (released)	The CPU may write a message into the Transmit Buffer.
			0 (locked)	The CPU cannot access the Transmit Buffer. A message is either waiting for transmission or is in transmitting process.
SR.1	DOS	Data Overrun Status; Note 6	1 (overrun)	A message was lost because there was not enough space for that message in the RXFIFO.
			0 (absent)	No data overrun has occurred since the last Clear Data Overrun command was given
SR.0	RBS	Receive Buffer Status; Note 7	1 (full)	One or more complete messages are available in the RXFIFO.
			0 (empty)	No message is available.

#### Table 15 Status Register (SR) CAN Addr. 2, bit interpretation
P8xC591

#### Notes to Table 15:

- 1. When the Transmit Error Counter exceeds the limit of 255, the Bus Status bit is set '1' (Bus-Off), the CAN controller will set the Reset Mode bit '1' (present), an Error Warning and a Bus Error Interrupt is generated, if enabled. The Transmit Error Counter is set to '127'. It will stay in this mode until the CPU clears the Reset Request bit. Once this is completed the CAN controller will wait the minimum protocol-defined time (128 occurrences of the Bus-Free signal) counting down the Transmit Error Counter. After that the Bus Status bit is cleared (Bus-On), the Error Status bit is set '0' (ok), the Error Counters are reset and an Error Interrupt is generated, if enabled. Reading the TX Error Counter during this time gives information about the status of the Bus-Off recovery.
- Errors detected during reception or transmission will effect the error counters according to the CAN specification. The Error Status bit is set when at least one of the error counters has reached or exceeded the CPU warning limit of 96. An Error Interrupt is generated, if enabled.
- 3. If both the Receive Status and the Transmit Status bits are '0' (idle) the CAN-Bus is idle.
- 4. The Transmission Complete Status bit is set '0' (incomplete) whenever the Transmission Request bit or the Self Reception Request bit is set '1'. The Transmission Complete Status bit will remain '0' until a message is transmitted successfully.
- 5. If the CPU tries to write to the Transmit Buffer when the Transmit Buffer Status bit is '0' (locked), the written byte will not be accepted and will be lost without this being signalled.
- 6. When a message that is to be received has passed the acceptance filter successfully, the CAN controller needs space in the RXFIFO to store the message descriptor and for each data byte which has been received. If there is not enough space to store the massage, that message is dropped and the data overrun condition is indicated to the CPU at the moment this message becomes valid. If this message is not completed (e.g. because of an error), no overrun condition is indicated.
- 7. After reading all messages within the RXFIFO and releasing their memory space with the command Release Receive Buffer this bit is cleared.

P8xC591

#### 12.5.5 INTERRUPT REGISTER (IR)

The Interrupt Register allows the identification of an interrupt source. When one or more bits of this register are set, a CAN interrupt will be indicated to the CPU. After this register is read by the CPU all bits are reset except of the Receive Interrupt bit.

The Interrupt Register appears to the CPU as a read only memory.

Table 16	Interrunt Register	(IR) CAN Addr	3, bit interpretation
	intenupt ivegister		

BIT	SYMBOL	NAME	VALUE	FUNCTION
IR.7	BEI	Bus Error Interrupt	1 (set)	This bit is set when the CAN controller detects an error on the CAN Bus and the BEIE bit is set within the Interrupt Enable Register. After a bus error interrupt event this interrupt is locked until the Error Code Capture Register is read out once.
			0 (reset)	
IR.6	ALI	Arbitration Lost Interrupt	1 (set)	This bit is set when the CAN controller has lost arbitration and becomes a receiver and the ALIE bit is set within the Interrupt Enable Register. After an arbitration lost interrupt event this interrupt is locked until the Arbitration Lost Capture Register is read out once.
			0 (reset)	
IR.5	EPI	Error Passive Interrupt	1 (set)	This bit is set whenever the CAN controller has reached the Error Passive Status (at least one error counter exceeds the CAN protocol defined level of 127) or if the CAN controller is in Error Passive Status and enters the Error Active Status again and the EPIE bit is set within the Interrupt Enable Register.
			0 (reset)	
IR.4	WUI	Wake-Up Interrupt; Note 1	1 (set)	This bit is set when the CAN controller is sleeping and bus activity is detected and the WUIE bit is set within the Interrupt Enable Register.
			0 (reset)	
IR.3	DOI	Data Overrun Interrupt	1 (set)	This bit is set on a 0-to-1 change of the Data Overrun Status bit, when the Data Overrun Interrupt Enable is set to '1' (enabled).
			0 (reset)	
IR.2	EI	Error Interrupt	1 (set)	This bit is set on every change (set and clear) of either the Error Status or Bus Status bits if the Error Interrupt Enable is set to '1' (enabled).
			0 (reset)	
IR.1	TI	Transmit Interrupt; Note 2	1 (set)	This bit is set whenever the Transmit Buffer Status changes from '0' to '1' (released) and Transmit Interrupt Enable is set to '1' (enabled).
			0 (reset)	
IR.0	RI	Receive Interrupt; Note 2	1 (set)	This bit is set whenever the RXFIFO is filled with more bytes than specified in the Rx Interrupt Level register or a message has passed an acceptance filter which is set to "high priority" and the RIE bit is set within the Interrupt Enable Register.
			0 (reset)	

P8xC591

#### Notes to Table 16:

- 1. A Wake-Up Interrupt is also generated, if the CPU tries to set the Sleep bit while the CAN controller is involved in bus activities or a CAN Interrupt is pending.
- 2. In order to support high priority messages, the Receive Interrupt is forced immediately upon a received message, which has passed successfully an acceptance filter with high priority (see acceptance filter section). As long as only messages are received via low priority acceptance filters, the receive interrupt is not forced until the FIFO is filled with more bytes than programmed in the Rx Interrupt Level Register.

The Receive Interrupt Bit is not cleared upon a read access to the Interrupt Register. Giving the Command "Release Receive Buffer" will clear RI temporarily. If there is another message available within the FIFO after the release command, RI is set again. Otherwise RI keeps cleared.

#### 12.5.6 INTERRUPT ENABLE REGISTER (IER)

The register allows to enable different types of interrupt sources which are signalled to the CPU. The Interrupt Enable Register appears to the CPU as a read / write memory.

BIT	SYMBOL	NAME	VALUE	FUNCTION
IER.7	BEIE	Bus Error Interrupt Enable	1 (enabled)	If a bus error has been detected, the CAN controller requests the respective interrupt.
			0 (disabled)	
IER.6	ALIE	Arbitration Lost Interrupt Enable	1 (enabled)	If the CAN controller has lost arbitration, the respective interrupt is requested.
			0 (disabled)	
IER.5	EPIE	Error Passive Interrupt Enable	1 (enabled)	If the error status of the CAN controller changes from error active to error passive or vice versa, the respective interrupt is requested.
			0 (disabled)	
IER.4	WUIE	Wake-Up Interrupt Enable	1 (enabled)	If the sleeping CAN controller wakes up, the respective interrupt is requested.
			0 (disabled)	
IER.3	DOIE	Data Overrun Interrupt Enable	1 (enabled)	If the Data Overrun Status bit is set (see Status Register), the CAN controller requests the respective interrupt.
			0 (disabled)	
IER.2	EIE	Error Interrupt Enable	1 (enabled)	If the Error or Bus Status change (see Status Register), the CAN controller requests the respective interrupt.
			0 (disabled)	
IER.1	TIE	Transmit Interrupt Enable	1 (enabled)	When a message has been successfully transmitted or the Transmit Buffer is accessible again, (e.g. after an Abort Transmission command) the CAN controller requests the respective interrupt.
			0 (disabled)	
IER.0	RIE	Receive Interrupt Enable	1 (enabled)	When the Receive Buffer Status is 'full' the CAN controller requests the respective interrupt.
			0 (disabled)	

#### Table 17 Interrupt Enable Register (IER) CAN Addr. 4, bit interpretation

P8xC591

#### 12.5.7 RX INTERRUPT LEVEL (RIL)

The RIL register is used to define the receive interrupt level for the RXFIFO. A receive interrupt is generated if the number of valid CAN message bytes in the RXFIFO exceeds the level specified in this register. Note that receive interrupts are only generated if complete messages have been received. If RIL is set to 00 the PeliCAN functions like the receive interrupt behaviour of the SJA1000.

Table 18	Bit interpretation of the Rx Interrupt Level (RI	L)

CAN A	DDR. 5	RX INTERRUPT LEVEL (RIL)					
7	6	5	4	3	2	1	0
RIL.7	RIL.6	RIL.5	RIL.4	RIL.3	RIL.2	RIL.1	RIL.0

#### 12.5.8 BUS TIMING REGISTER 0 (BTR0)

The contents of the Bus Timing Register 0 defines the values of the Baud Rate Prescaler (BRP) and the Synchronization Jump Width (SJW). This register can be accessed (read/write) if the Reset Mode is active. In Operating Mode, this register is read only.

#### Table 19 Bus Timing Register 0 (BTR0) (CAN address 6)

7	6	5	4	3	2	1	0
SJW.1	SJW.0	BRP.5	BRP.4	BRP.3	BRP.2	BRP.1	BRP.0

#### 12.5.8.1 Baud Rate Prescaler (BRP)

The period of the CAN system clock t<sub>scl</sub> is programmable and determines the individual bit timing. The CAN system clock is calculated using the following equation:

$$t_{scl} = t_{CLK} \times (32 \times BRP.5 + 16 \times BRP.4 + 8 \times BRP.3 + 4 \times BRP.2 + 2 \times BRP.1 + BRP.0 + 1)$$
$$t_{CLK} = time \text{ period of the } \mu\text{C's system clock} = \frac{1}{f_{CLK}}$$

#### 12.5.8.2 Synchronization Jump Width (SJW)

To compensate for phase shifts between clock oscillators of different bus controllers, any bus controller must resynchronize on any relevant signal edge of the current transmission. The synchronization jump width defines the maximum number of clock cycles a bit period may be shortened or lengthened by one resynchronization:

$$t_{SJW} = t_{scl} \times (2 \times SJW.1 + SJW.0 + 1)$$

P8xC591

#### 12.5.9 BUS TIMING REGISTER 1 (BTR1)

The contents of Bus Timing Register 1 defines the length of the bit period, the location of the sample point and the number of samples to be taken at each bit time. This register can be accessed (read/write) if the Reset Mode is active. In Operating Mode, this register is read only.

Table 20	Bus Timina Reai	ster 1 (BTR1)	(CAN address 7)
	Dus rinning Rogi		

7	6	5	4	3	2	1	0
SAM	TSEG2.2	TSEG2.1	TSEG2.0	TSEG1.3	TSEG1.2	TSEG1.1	TSEG1.0.

#### 12.5.9.1 Sampling (SAM)

Table 21 Sampling (SAM)

BIT	VALUE	FUNCTION
SAM	1 (triple)	The bus is sampled three times
		-> recommended for low/medium speed buses (class A and B) where filtering spikes on the bus-line is beneficial
	0 (once)	The bus is sampled once
		-> recommended for high speed buses (SAE class C)

#### 12.5.9.2 Time Segment 1 (TSEG1) and Time Segment 2 (TSEG2)

TSEG1 and TSEG2 determine the number of clock cycles per bit period and the location of the sample point:

 $t_{SYNCSEG} = 1 \times t_{scl}$  $t_{TSEG1} = t_{scl} \times (8 \times TSEG1.3 + 4 \times TSEG1.2 + 2 \times TSEG1.1 + TSEG1.0 + 1)$  $t_{TSEG2} = t_{scl} \times (4 \times TSEG2.2 + 2 \times TSEG2.1 + TSEG2.0 + 1)$ 



## P8xC591

#### 12.5.10 RX MESSAGE COUNTER (RMC)

The RMC Register (CAN Address 9) reflects the number of messages available within the RXFIFO. The value is incremented with each receive event and decremented by the Release Receive Buffer command. After any reset event, this register is cleared.

Table 22 RX Message Counter (RMC) (CAN	address 9)
--	------------

7	6	5	4	3	2	1	0
RMC.7	RMC.6	RMC.5	RMC.4	RMC.3	RMC.2	RMC.1	RMC.0

#### 12.5.11 RX BUFFER START ADDRESS (RBSA)

The RBSA register (CAN Address 10) reflects the currently valid internal RAM address, where the first byte of the received message, which is mapped to the Receive Buffer Window, is stored. With the help of this information it is possible to interpret the internal RAM contents. The internal RAM address area begins at CAN address 32 and may be accessed by the CPU for reading and writing (writing in Reset Mode only).

#### Example:

If RBSA is set to 24 (decimal), the current message visible in the Receive Buffer Window (CAN Address 96 -108) is stored within the internal RAM beginning at RAM address 24. Because the RAM is also mapped directly to the CAN address space beginning at CAN address 128 (equal to RAM address 0) this message may also be accessed using CAN address 152 and the following bytes (CAN Address = RBSA + 128--> 24 + 128= 152).

Always, the Release Receive Buffer Command is given while there is at least one more message available within the FIFO, RBSA is updated to the beginning of the next message.

On Hardware Reset, this pointer is initialised to "00h". Upon a Software Reset (setting of Reset Mode) this pointer keeps its old value, but the FIFO is cleared, what means, that the RAM contents are not changed, but the next received (or transmitted) message will override the currently visible message within the Receive Buffer Window.

The RX Buffer Start Address Register appears to the CPU as a read only memory in Operating Mode and as read / write memory in Reset Mode.

#### Table 23 RX Buffer Start Address (RBSA) (CAN address 10)

7	6	5	4	3	2	1	0
RBSA.7	RBSA.6	RBSA.5	RBSA.4	RBSA.3	RBSA.2	RBSA.1	RBSA.0

P8xC591

12.5.12 ARBITRATION LOST CAPTURE (ALC)

This register contains information about the bit position of losing arbitration. The Arbitration Lost Capture Register appears to the CPU as a read only memory. Reserved Bits are read as "0".

Table 24	Arbitration Lost	Capture (ALC)	(CAN address 11)
----------	------------------	---------------	------------------

7	6	5	4	3	2	1	0
-	-	-	BITNO4	BITNO3	BITNO2	BITNO1	BITNO0

#### Table 25 Description of Arbitration Lost Capture (ALC) Register bits

BIT	SYMBOL	NAME	VALUE	FUNCTION
7 to 5	_	_	—	Reserved.
4	BITNO4	Bit Number 4	-	me Bit Number where arbitration was lost. ost in first bit of identifier
3	BITNO3	Bit Number 3		
2	BITNO2	Bit Number 2	12 -> arbitration I	ost in SRTR bit (RTR bit for standard frame messages) ost in IDE bit ost in 12th bit of identifier (extended frame only)
1	BITNO1	Bit Number 1		
0	BITNO0	Bit Number 0		ost in last bit of identifier (extended frame only) ost in RTR bit (extended frame only)

On arbitration lost, the corresponding arbitration lost interrupt is forced, if enabled. In the same time, the current bit position of the Bit Stream Processor is captured into the Arbitration Lost Capture Register. The content within this register is fixed until the users software has read out its contents once. From now on the capture mechanism is activated again. The corresponding Interrupt Flag located in the Interrupt Register is cleared during the read access to the Interrupt Register. A new Arbitration Lost Interrupt is not possible until the Arbitration Lost Capture Register is read out once.



P8xC591

### 12.5.13 ERROR CODE CAPTURE (ECC)

This register contains information about the type and location of errors on the bus. The Error Code Capture Register appears to the CPU as a read only memory.

Table 26	Error Code Capture (ECC) (CAN address 12)
----------	---

7	6	5	4	3	2	1	0
ERRC1	ERRC0	DIR	SEG4	SEG3	SEG2	SEG1	SEG0

Table 27	Description	of Error Co	de Capture	(ECC) Red	gister bits

BIT	SYMBOL	NAME	v	ALUE	FUNCTION
7	ERRC1	Error Code 1	ERRC1	ERRC0	
6	ERRC0	Error Code 0	0	0	Bit Error
			0	1	Form Error
			1	0	Stuff Error
			1	1	Other Error
5	DIR	Direction	1 (RX)		Error occurred during reception
			0 (TX)		Error occurred during transmission
4	SEG4	Segment 4	Reflects th	e current Frame	Segment to determine between different error events:
3	SEG3	Segment 3	00011	Start Of Frame	
2	SEG2	Segment 2	00010	ID28 ID21	
1	SEG1	Segment 1	00110	ID20 ID18	
0	SEG0	Segment 0	00100	SRTR Bit	
			00101	IDE Bit	
			00111	ID17 ID13	
			01111	ID12 ID5	
			01110	ID4 ID0	
			01100	RTR Bit	
			01101	Reserved Bit 1	
			01001	Reserved Bit 0	
			01011	Data Length Co	ode
			01010	Data Field	
			01000	CRC Sequence	)
			11000	CRC Delimiter	
			11001	Acknowledge S	lot
			11011	Acknowledge D	elimiter
			11010	End Of Frame	
			10010	Intermission	
			10001	Active Error Fla	g
			10110	Passive Error F	lag
			10011	Tolerate Dom. E	Bits
			10111	Error Delimiter	
			11100	Overload Flag	

# Single-chip 8-bit microcontroller with CAN controller

P8xC591

Always if a bus error occurs, the corresponding bus error interrupt is forced, if enabled. In the same time, the current position of the Bit Stream Processor is captured into the Error Code Capture Register. The content within this register is fixed until the users software has read out its content once. From now on the capture mechanism is activated again.

The corresponding Interrupt Flag located in the Interrupt Register is cleared during the read access to the Interrupt Register. A new Bus Error Interrupt is not possible until the Capture Register is read out once.

#### 12.5.14 ERROR WARNING LIMIT REGISTER (EWLR)

The Error Warning Limit could be defined within this register. The default value (after hardware reset) is 96d. In Reset Mode this register appears to the CPU as a read / write memory.

Table 28	Error Warning Limit Register (EWLR) (CAN address 13)	
Table 28	Error Warning Limit Register (EWLR) (CAN address 13)	

7	6	5	4	3	2	1	0
EWL.7	EWL.6	EWL.5	EWL.4	EWL.3	EWL.2	EWL.1	EWL.0

Note that a content change of the EWL-Register is possible only, if the Reset Mode was entered previously. An Error Status change (Status Register) and an Error Warning Interrupt forced by the new register content will not occur, until the Reset Mode is cancelled again.

#### 12.5.15 RX ERROR COUNTER REGISTER (RXERR)

The RX Error Counter Register reflects the current value of the Receive Error Counter. After hardware reset this register is initialised to "0". In Operating Mode this register appears to the CPU as a read only memory. A write access to this register is possible only in Reset Mode.

If a Bus Off event occurs, the RX Error counter is initialised to "0". As long as Bus Off is valid, writing to this register has no effect.

Table 29 RX Error Counter Register (RXERR) (CAN address 14)

7	6	5	4	3	2	1	0
RXERR.7	RXERR.6	RXERR.5	RXERR.4	RXERR.3	RXERR.2	RXERR.1	RXERR.0

Note that a CPU-forced content change of the RX Error Counter is possible only, if the Reset Mode was entered previously. An Error Status change (Status Register), an Error Warning or an Error Passive Interrupt forced by the new register content will not occur, until the Reset Mode is cancelled again.

2000 Jul 26

Single-chip 8-bit microcontroller with CAN controller

If Bus Off is active, a write access to TXERR in the range of 0 to 254 clears the Bus Off Flag and the controller will wait for one occurrence of 11 consecutive recessive bits (bus free) after clearing of Reset Mode.

12.5.16 TX ERROR COUNTER REGISTER (TXERR)

the Transmit Error Counter. In Operating Mode this

register appears to the CPU as a read only memory. A

The TX Error Counter Register reflects the current value of

write access to this register is possible only in Reset Mode.

bus-off event occurs, the TX Error Counter is initialised to

occurrences of the Bus-Free signal). Reading the TX Error

Counter during this time gives information about the status

After hardware reset this register is initialised to "0". If a

127 to count the minimum protocol-defined time (128

Writing 255 to TXERR allows to initiate a CPU-driven Bus Off event. Note, that a CPU-forced content change of the TX Error Counter is possible only, if the Reset Mode was entered previously. An Error or Bus Status change (Status Register), an Error Warning or an Error Passive Interrupt forced by the new register content will not occur, until the Reset Mode is cancelled again. After leaving the Reset Mode, the new TX Counter content is interpreted and the Bus Off event is performed in the same way, as if it was forced by a bus error event. That means, that the Reset Mode is entered again, the TX Error Counter is initialised to 127, the RX Counter is cleared and all concerned Status and Interrupt Register Bits are set.

Clearing of Reset Mode now will perform the protocol defined Bus Off recovery sequence (waiting for 128 occurrences of the Bus-Free signal).

If the Reset Mode is entered again before the end of Bus Off recovery (TXERR > 0), Bus Off keeps active and TXERR is frozen.

Table 30 TX Error Counter Register (TXERR) (CAN address 15)

7	6	5	4	3	2	1	0
TXERR.7	TXERR.6	TXERR.5	TXERR.4	TXERR.3	TXERR.2	TXERR.1	TXERR.0

#### 12.5.17 ACCEPTANCE FILTER

of the Bus-Off recovery.

With the help of the Acceptance Filter the CAN controller is able to allow passing of received messages to the RXFIFO only when the identifier bits and the Frame Type of the received message are equal to the predefined ones within the Acceptance Filter Registers. If at least one filter matches, the message is copied to the receive FIFO.

The Acceptance Filter is defined by the Acceptance Code Registers (ACRn) and the Acceptance Mask Registers (AMRn). Within the Acceptance Code Registers the bit patterns of messages to be received are defined. The corresponding Acceptance Mask Registers allow defining certain bit positions to be "don't care". The PeliCAN is designed to support four of so called Acceptance Filter Banks. Each bank has the functionality known from the SJA1000 with the extension, that a filter change is possible "on the fly". Additionally the used Frame Format of each filter bank is programmable now.



P8xC591

#### 12.5.17.1 Acceptance Filter Mode Register

The current operating mode is defined within the Acceptance Filter Mode Register located at CAN Address 29. A write access to this register is possible only within Reset Mode (Mode Register).

 Table 31
 Acceptance Filter Mode Register (ACF Mode) (CAN address 29)

7	6	5	4	3	2	1	0
MFORMATB4	AMODEB4	MFORMATB3	AMODEB3	MFORMATB2	AMODEB2	MFORMATB1	AMODEB1

#### Table 32 Acceptance Filter Mode Register (ACF Mode) 1 bits

BIT	SYMBOL	NAME	VALUE	FUNCTION
ACFMOD.7	MFORMATB4	Acceptance Filter Format Bank 4	1 (EFF)	Acceptance Filter Bank 4 is used for Extended Frame Messages only, Standard Frame Messages are ignored
			0 (SFF)	Acceptance Filter Bank 4 is used for Standard Frame Messages only, Extended Frame Messages are ignored
ACFMOD.6	AMODEB4	Acceptance Filter Mode Bank 4	1 (single)	The Single Acceptance Filter option is enabled for filter bank 4, -> one long filter is active
			0 (dual)	The Dual Acceptance Filter option is enabled for filter bank 4, -> two short filters are active
ACFMOD.5	MFORMATB3	Acceptance Filter Format Bank 3	1 (EFF)	Acceptance Filter Bank 3 is used for Extended Frame Messages only, Standard Frame Messages are ignored
			0 (SFF)	Acceptance Filter Bank 3 is used for Standard Frame Messages only, Extended Frame Messages are ignored
ACFMOD4	AMODEB3	Acceptance Filter Mode Bank 3	1 (single)	The Single Acceptance Filter option is enabled for filter bank 3, -> one long filter is active
			0 (dual)	The Dual Acceptance Filter option is enabled for filter bank 3, -> two short filters are active
ACFMOD.3	MFORMATB2	Acceptance Filter Format Bank 2	1 (EFF)	Acceptance Filter Bank 2 is used for Extended Frame Messages only, Standard Frame Messages are ignored.
			0 (SFF)	Acceptance Filter Bank 2 is used for Standard Frame Messages only, Extended Frame Messages are ignored.
ACFMOD.2	AMODEB2	Acceptance Filter Mode Bank 2	1 (single)	The Single Acceptance Filter option is enabled for filter bank 2, -> one long filter is active
			0 (dual)	The Dual Acceptance Filter option is enabled for filter bank 2, -> two short filters are active
ACFMOD.1	MFORMATB1	Acceptance Filter Format Bank 1	1 (EFF)	Acceptance Filter Bank 1 is used for Extended Frame Messages only, Standard Frame Messages are ignored
			0 (SFF)	Acceptance Filter Bank 1 is used for Standard Frame Messages only, Extended Frame Messages are ignored
ACFMOD.0	AMODEB1	Acceptance Filter Mode Bank 1	1 (single)	The Single Acceptance Filter option is enabled for filter bank 1, -> one long filter is active
			0 (dual)	The Dual Acceptance Filter option is enabled for filter bank 1, -> two short filters are active

#### 12.5.17.2 Acceptance Filter Enable Register

Each defined Acceptance Filter is enabled or disabled by a certain bit located within the Acceptance Filter Enable Register. This allows to change the Acceptance Filter Contents "on the fly" during normal operation if the corresponding filter is disabled previously. A disabled Acceptance Filter does not allow passing of messages to the receive buffer. If all Acceptance Filters are disabled (default after hardware reset) no messages will pass to the receive buffer at all.

Table 33	Acceptance Filter Enable Register (ACF Enable) (CAN address 30)
----------	---

7	6	5	4	3	2	1	0
B4F2EN	B4F1EN	B3F2EN	B3F1EN	B2F2EN	B2F1EN	B1F2EN	B1F1EN

BIT	SYMBOL	NAME	VALUE	FUNCTION
ACFEN.7	B4F2EN	Bank 4 Filter 2	1 (enabled)	Filter 2 of Bank 4 is enabled, no write access to
		Enable		corresponding Mask and Code Registers is possible
			0 (disabled)	Filter 2 of Bank 4 is disabled, changing of corresponding
				Mask and Code Registers is possible.
ACFEN.6	B4F1EN	Bank 4 Filter 1	1 (enabled)	Filter 1 of Bank 4 is enabled, no write access to
		Enable		corresponding Mask and Code Registers is possible
			0 (disabled)	Filter 1 of Bank 4 is disabled, changing of corresponding
				Mask and Code Registers is possible.
ACFEN.5	B3F2EN	Bank 3 Filter 2	1 (enabled)	Filter 2 of Bank 3 is enabled, no write access to
		Enable		corresponding Mask and Code Registers is possible
			0 (disabled)	Filter 2 of Bank 3 is disabled, changing of corresponding
				Mask and Code Registers is possible.
ACFEN.4	B3F1EN	Bank 3 Filter 1	1 (enabled)	Filter 1 of Bank 3 is enabled, no write access to
		Enable		corresponding Mask and Code Registers is possible
			0 (disabled)	Filter 1 of Bank 3 is disabled, changing of corresponding
				Mask and Code Registers is possible.
ACFEN.3	B2F2EN	Bank 2 Filter 2	1 (enabled)	Filter 2 of Bank 2 is enabled, no write access to
		Enable		corresponding Mask and Code Registers is possible
			0 (disabled)	Filter 2 of Bank 2 is disabled, changing of corresponding
				Mask and Code Registers is possible.
ACFEN.2	B2F1EN	Bank 2 Filter 1	1 (enabled)	Filter 1 of Bank 2 is enabled, no write access to
		Enable		corresponding Mask and Code Registers is possible
			0 (disabled)	Filter 1 of Bank 2 is disabled, changing of corresponding
				Mask and Code Registers is possible.
ACFEN.1	B1F2EN	Bank 1 Filter 2	1 (enabled)	Filter 2 of Bank 1 is enabled, no write access to
		Enable		corresponding Mask and Code Registers is possible
			0 (disabled)	Filter 2 of Bank 1 is disabled, changing of corresponding
				Mask and Code Registers is possible.
ACFEN.0	B1F1EN	Bank 1 Filter 1	1 (enabled)	Filter 1 of Bank 1 is enabled, no write access to
		Enable		corresponding Mask and Code Registers is possible
			0 (disabled)	Filter 1 of Bank 1 is disabled, changing of corresponding
				Mask and Code Registers is possible.

#### Table 34 Acceptance Filter Enable Register (ACF Enable)

Note, if the Single Filter Mode is selected for an Acceptance Filter Bank, this single filter is related to the corresponding Filter 1 Enable Bit. The Filter 2 Enable Bits have no influence within Single Filter Mode.

P8xC591

#### 12.5.17.3 Acceptance Filter Priority Register

For each available Acceptance Filter it could be defined, whether a receive interrupt is forced immediately if a message passes a certain Acceptance Filter or whether the programmed Receive Interrupt Level should be used for interruption. This allows to use certain Acceptance Filters for alarm message recognition interrupting the host CPU immediately.

<b>T</b> I I 65				`
Table 35	Acceptance Filter Pri	ority Register (ACF	F Priority) (CAN address 31	)

7	6	5	4	3	2	1	0
B4F2PRIO	B4F1PRIO	B3F2PRIO	B3F1PRIO	B2F2PRIO	B2F1PRIO	B1F2PRIO	B1F1PRIO

#### Table 36 Acceptance Filter Priority Register (ACF Priority)

BIT	SYMBOL	NAME	VALUE	FUNCTION
ACFPRIO.7	B4F2PRIO	Bank 4 Filter 2 Priority	1 (high)	A receive interrupt is generated immediately, if a message passes Filter 2 within Acceptance Filter Bank 4
			0 (low)	A receive interrupt is generated, if the FIFO level exceeds the Receive Interrupt Level Register.
ACFPRIO.6	B4F1PRIO	Bank 4 Filter 1 Priority	1 (high)	A receive interrupt is generated immediately, if a message passes Filter 1 within Acceptance Filter Bank 4
			0 (low)	A receive interrupt is generated, if the FIFO level exceeds the Receive Interrupt Level Register.
ACFPRIO.5	B3F2PRIO	Bank 3 Filter 2 Priority	1 (high)	A receive interrupt is generated immediately, if a message passes Filter 2 within Acceptance Filter Bank 3
			0 (low)	A receive interrupt is generated, if the FIFO level exceeds the Receive Interrupt Level Register.
ACFPRIO.4	B3F1PRIO	Bank 3 Filter 1 Priority	1 (high)	A receive interrupt is generated immediately, if a message passes Filter 1 within Acceptance Filter Bank 3
			0 (low)	A receive interrupt is generated, if the FIFO level exceeds the Receive Interrupt Level Register.
ACFPRIO.3	B2F2PRIO	Bank 2Filter 2 Priority	1 (high)	A receive interrupt is generated immediately, if a message passes Filter 2 within Acceptance Filter Bank 2
			0 (low)	A receive interrupt is generated, if the FIFO level exceeds the Receive Interrupt Level Register.
ACFPRIO.2	B2F1PRIO	Bank 2 Filter 1 Priority	1 (high)	A receive interrupt is generated immediately, if a message passes Filter 1 within Acceptance Filter Bank 2
			0 (low)	A receive interrupt is generated, if the FIFO level exceeds the Receive Interrupt Level Register.
ACFPRIO.1	B1F2PRIO	Bank 1 Filter 2 Priority	1 (high)	A receive interrupt is generated immediately, if a message passes Filter 2 within Acceptance Filter Bank 1
			0 (low)	A receive interrupt is generated, if the FIFO level exceeds the Receive Interrupt Level Register.
ACFPRIO.0	B1F1PRIO	Bank 1 Filter 1 Priority	1 (high)	A receive interrupt is generated immediately, if a message passes Filter 1 within Acceptance Filter Bank 1
			0 (low)	A receive interrupt is generated, if the FIFO level exceeds the Receive Interrupt Level Register.

P8xC591

#### 12.5.17.4 Single Filter Configuration

In this filter configuration one long filter (4-byte) could be defined. The bit correspondences between the filter bytes and the Message bytes depends on the programmed Frame Format (see ACF Mode Register).

#### Single Filter Standard Frame:

If the Standard Frame Format is selected, the complete Identifier including the RTR bit and the first two data bytes are used for acceptance filtering. Messages may also be accepted if there are no data bytes existing due to a set RTR bit or if there is no or only one data byte because of the corresponding data length code.

For a successful reception of a message, all single bit comparisons have to signal acceptance. Note that the 4 least significant bits of AMR1 and ACR1 are not used. In order to keep compatible with future products these bits should be programmed to be "don't care" by setting AMR1.3, AMR1.2, AMR1.1 and AMR1.0 to "1".



### P8xC591

#### Single Filter Extended Frame:

If the Extended Frame Format is selected, the complete Identifier including the RTR bit is used for acceptance filtering.

For a successful reception of a message, all single bit comparisons have to signal acceptance. Note that the 2

least significant bits of AMR3 and ACR3 are not used. In order to keep compatible with future products these bits should be programmed to be "don't care" by setting AMR3.1 and AMR3.0 to "1".



P8xC591

#### 12.5.17.5 Dual Filter Configuration

In this filter configuration two short filters could be defined. A received message is compared with both filters to decide, whether this message should be copied into the Receive Buffer or not. If at least one of the filters signals an acceptance, the received message becomes valid. The bit correspondences between the filter bytes and the message bytes depends on the currently received Frame Format.

#### **Dual Filter Standard Frame:**

If the Standard Frame Format is selected, the two defined filters are different. The first filter compares the complete Standard Identifier including the RTR bit **and** the first Data Byte of the message. The second filter just compares the complete Standard Identifier including the RTR bit.



### P8xC591

For a successful reception of a message, all single bit comparisons of at least one complete filter have to signal acceptance. In case of a set RTR bit or a data length code of "0" no data byte is existing. Nevertheless, a message may pass Filter 1, if the first part up to the RTR bit signals acceptance.

If no data byte filtering is required for Filter 1, the four least significant bits of AMR1 and AMR3 have to be set "1" (don't care). Then both filters are working identically using the standard identifier range including the RTR bit.

#### Dual Filter Extended Frame:

If the Extended Frame Format is selected, the two defined filters are looking identically. Both filters are comparing the first two bytes of the Extended Identifier range only.

For a successful reception of a message, all single bit comparisons of at least one complete filter have to signal acceptance.



### P8xC591

#### 12.5.18 TRANSMIT BUFFER

The global layout of the Transmit Buffer is shown in Fig.19. One has to distinguish between the Standard Frame Format (SFF) and the Extended Frame Format (EFF) configuration. The transmit buffer allows the definition of one transmit message with up to eight data bytes.

#### 12.5.18.1 Transmit Buffer Layout

It is subdivided into Descriptor and Data Field where the first byte of the Descriptor Field is the Frame Information Byte (Frame Info). It describes the Frame Format (SFF or EFF), Remote or Data Frame and the Data Length. Two identifier bytes for SFF and four bytes for EFF messages follow. The Data Field contains up to eight data bytes. The Transmit Buffer has a length of 13 bytes and is located in the CAN address range from 112 to 124.



# P8xC591

### 12.5.18.2 Descriptor Field of the Transmit Buffer

	Sta	Indard	Frame	Forma	at (SFF	)		Extended Frame Forma				at (EFF	F)			
Addr.	112	TX Fran	ne Infor	mation				Ad	<b>dr.</b> 1	112	TX Frar	ne Infoi	mation			
7	6	5	4	3	2	1	0	7	Т	6	5	4	3	2	1	0
FF	RTR	(0)	(0)	DLC.3	DLC.2	DLC.1	DLC.0	F	-	RTR	(0)	(0)	DLC.3	DLC.2	DLC.1	DLC.0
Addr '	113	TX Iden	tifier 1	-			Addr. 113 TX Identifier 1									
7	6	5	4	3	2	1	0	7		6	5	4	3	2	1	0
ID.28	ID.27	ID.26	ID.25	ID.24	ID.23	ID.22	ID.21	ID.2	28	ID.27	ID.26	ID.25	ID.24	ID.23	ID.22	ID.21
Addr. 114 TX Identifier 2						Ad	<b>dr.</b> 1	114	TX Iden	ntifier 2						
7	6	5	4	3	2	1	0	7		6	5	4	3	2	1	0
ID.20	ID.19	ID.18	(RTR)	(0)	(0)	(0)	(0)	ID.2	20	ID.19	ID.18	ID.17	ID.16	ID.15	ID.14	ID.13
Meani	ng of t	he Trar	ismit B	uffer Bi	ts:			Ad	<b>dr.</b> 1	115	TX Iden	ntifier 3				
ID.x	I	dentifie	r bit x					7		6	5	4	3	2	1	0
FF	•	Frame F	••••••					ID.	2	ID.11	ID.10	ID.9	ID.8	ID.7	ID.6	ID.5
RTR DLC.x X	. [	Remote Data Le Ion't ca	ngth C		•	est		Ad	<b>dr.</b> 1	116	TX Iden	tifier 4				
(0)	-			out re	comme	ended	to be	, 7		6	5	4	3	2	1	0
	C	compati	ble to F	Receive	e Buffei	•		ID.	4	ID.3	ID.2	ID.1	ID.0	(RTR)	(0)	(0)
	compatible to Receive Buffer       ID.4       ID.3       ID.2       ID.1       ID.0       (RTR)       (0)       (0)         Fig.20 Bit Layout Transmit Buffer.															

This configuration is chosen to be compatible with the Receive Buffer Layout (see Section 12.5.19.1).

The values marked with "()" in the Transmit Buffer should be set to the values expected in the Receive Buffer for an easy comparison, only when using the Self Reception facility, otherwise they are don't care.

Table 37	Frame Format	(FF) and Remote	Transmission	Request (RTR) bits
----------	--------------	-----------------	--------------	--------------------

BIT	VALUE	FUNCTION
FF	1 (EFF)	Extended Frame Format will be transmitted by the CAN controller
	0 (SFF)	Standard Frame Format will be transmitted by the CAN controller
RTR	1 (remote)	Remote Frame will be transmitted by the CAN controller
	0 (data)	Data Frame will be transmitted by the CAN controller

### 12.5.18.3 Data Length Code (DLC)

The number of bytes in the Data Field of a message is coded by the Data Length Code. At the start of a Remote Frame transmission the Data Length Code is not considered due to the RTR bit being '1' (remote). This forces the number of transmitted/received data bytes to be 0. Nevertheless, the Data Length Code must be specified correctly to avoid bus errors, if two CAN controllers start a Remote Frame transmission with the same identifier simultaneously.

The range of the Data Byte Count is 0 to 8 bytes and is coded as follows:

 $DataByteCount = 8 \times DLC.3 + 4 \times DLC.2 + 2 \times DLC.1 + DLC.0$ 

For reasons of compatibility no Data Length Code > 8 should be used. If a value greater than 8 is selected, 8 bytes are transmitted in the data frame with the Data Length Code specified in DLC.

#### 12.5.18.4 Identifier (ID)

In Standard Frame Format (SFF) the Identifier consists of 11 bits (ID.28 to ID.18) and in Extended Frame Format (EFF) messages the identifier consists of 29 bits (ID.28 to ID.0). ID.28 is the most significant bit, which is transmitted first on the bus during the arbitration process. The Identifier acts as the message's name, used in a receiver for acceptance filtering, and also determines the bus access priority during the arbitration process. The lower the binary value of the Identifier the higher the priority. This is due to the larger number of leading dominant bits during arbitration.

#### 12.5.18.5 Data Field

The number of transferred data bytes is defined by the Data Length Code. The first bit transmitted is the most significant bit of data byte 1 at address 115 (SFF) or address 117 (EFF).

#### 12.5.19 RECEIVE BUFFER

The global layout of the Receive Buffer is very similar to the Transmit Buffer described in the previous chapter. The Receive Buffer is the accessible part of the RXFIFO and is located in the range between CAN Address 96 and 108. Each message is subdivided into a Descriptor and a Data Field.



# P8xC591

#### 12.5.19.1 Descriptor File of the Receive Buffer

Identifier, Frame Format, Remote Transmission Request bit and Data Length Code have the same meaning as described in the Transmit Buffer.

	Standard Frame Format (SFF)								Ext	ended	Frame	Forma	at (EFF	)	
ddr. 9	6	RX Fran	ne Infor	mation				Addr. 96 RX Frame Information							
7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
FF	RTR	0	0	DLC.3	DLC.2	DLC.1	DLC.0	FF	RTR	0	0	DLC.3	DLC.2	DLC.1	DLC.
ddr. 9	7	RX Iden	tifier 1					Addr. 97 RX Identifier 1							
7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
).28 I	ID.27	ID.26	ID.25	ID.24	ID.23	ID.22	ID.21	ID.28	ID.27	ID.26	ID.25	ID.24	ID.23	ID.22	ID.21
Addr. 98 RX Identifier 2							Addr.	98	RX Iden	tifier 2					
7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
<b>).20</b>   I	ID.19	ID.18	RTR	0	0	0	0	ID.20	ID.19	ID.18	ID.17	ID.16	ID.15	ID.14	ID.13
eaning	g of th	e Rece	ive Buf	fer Bits	3:			Addr.	99	RX Iden	tifier 3				
		optifior	hit v					7	6	5	4	3	2	1	0
v								ID.12	ID.11	ID.10	ID.9	ID.8	ID.7	ID.6	ID.5
		ame F			_	et			100	RX Iden	tifier 4				
: FR	Fi		Transm	nission de bit x	•	51		Addr.	100						
-	Fi	emote	Transm	nission de bit >	•	51		Addr. 7	6	5	4	3	2	1	0
-	F			nission	Reque	31			100	<b>RX</b> Iden	tifier 4				

#### Note:

The received Data Length Code located in the Frame Information Byte represents the real sent Data Length Code, which may be greater than 8 (depends on transmitting CAN node). Nevertheless, the maximum number of received data bytes is 8. This should be taken into account by reading a message from the Receive Buffer. It depends on the data length how many CAN messages can fit in the RXFIFO at one time. If there is not enough space for a new message within the RXFIFO, the CAN controller generates a Data Overrun condition the moment this message becomes valid and the acceptance test was positive. A message that is partly written into the RXFIFO, when the Data Overrun situation occurs, is deleted. This situation is signalled to the CPU via the Status Register and the Data Overrun Interrupt, if enabled.

### P8xC591

#### 13 SERIAL I/O

The P8xC591 is equipped with three independent serial ports: CAN, SIO0 and SIO1. SIO0 is a Standard Serial Interface UART with enhanced functionality. In following there will be one Section describing the Standard UART functionality and an extra Section for Enhanced UART. SIO1 accommodates the  $I^2C$  bus.

#### 14 SIO0 STANDARD SERIAL INTERFACE UART

The serial port is full duplex, meaning it can transmit and receive simultaneously. It is also receive-buffered, meaning it can commence reception of a second byte before a previously received byte has been read from the register. (However, if the first byte still hasn't been read by the time reception of the second byte is complete, one of the bytes will be lost.) The serial port receive and transmit registers are both accessed at Special Function Register transmit registers are both accessed at Special Function Register SOBUF. Writing to SOBUF loads the transmit register, and reading SOBUF accesses a physically separate receive register.

The serial port can operate in 4 modes (one synchronous mode, three asynchronous modes). The baud rate clock for the serial port is derived from the oscillator frequency (mode 0, 2) or generated either by timer 1 or by dedicated baud rate generator (mode 1, 3).

#### Mode 0 Shift Register (Synchronous) Mode:

Serial data enters and exits through RxD. TxD outputs the shift clock. 8 bits are transmitted/ received (LSB first). The baud rate is fixed  $\frac{1}{6}$  the oscillator frequency.

#### Mode 1 8-bit UART, Variable Baud Rate:

10 bits are transmitted (through TxD) or received (through RxD): a start bit (0), 8 data bits (LSB first), and a stop bit (1). On receive, the stop bit goes into RB8 in Special Function Register SCON. The baud rate is variable.

#### Mode 2 9-bit UART, Fixed Baud Rate:

11 bits are transmitted (through TxD) or received (through RxD): start bit (0), 8 data bits (LSB first), a programmable 9<sup>th</sup> data bit, and a stop bit (1). On Transmit, the 9<sup>th</sup> data bit (TB8 in SCON) can be assigned the value of 0 or 1. Or, for example, the parity bit (P, in the PSW) could be moved into TB8. On receive, the 9<sup>th</sup> data bit goes into RB8 in Special Function Register SCON, while the stop bit ignored. The baud rate is programmable to either  $\frac{1}{16}$  or  $\frac{1}{32}$  the oscillator frequency.

#### Mode 3 9-bit UART, Variable Baud Rate:

11 bits are transmitted (through TxD) or received (through RxD): start bit (0), 8 data bits (LSB first), a programmable  $9^{th}$  data bit, and a stop bit (1). In fact, Mode 3 is the same as Mode 2 in all respects except baud rate. The baud rate in Mode 3 is variable.

In all four modes, transmission is initiated by any instruction that uses S0BUF as a destination register. Reception is initiated in Mode 0 by the condition RI = 0 and REN = 1. Reception is initiated in the other modes by the incoming start bit if REN = 1.

#### 14.1 Multiprocessor Communications

Modes 2 and 3 have a special provision for multiprocessor communications. In these modes, 9 data bits are received. The 9<sup>th</sup> one goes into RB8. Then comes a stop bit. The port can be programmed such that when the stop bit is received, the serial port interrupt will be activated only if RB8 = 1. This feature is enabled by setting bit SM2 in SCON. A way to use this feature in multiprocessor systems is as follows:

When the master processor wants to transmit a block of data to one of several slaves, it first send out an address byte which indentifies the target slave. An address byte differs from a data byte in that the 9<sup>th</sup> bit is 1 in an address byte and 0 in a data byte. With SM2 = 1, no slave will be interrupted by a data byte. An address byte, however, will interrupt all slaves, so that each slave can examine the received byte and see if it is being addressed. The addressed slave will clear its SM2 bit and prepare to receive the data bytes that will be coming. The slaves that weren't being addressed leave their SM2s set and go on about their business, ignoring the coming data bytes.

SM2 has no effect in Mode 0, and in Mode 1 can be used to check the validity of the stop bit. In a Mode 1 reception, if SM2 = 1, the receive interrupt will not be activated unless a valid stop bit is received.

#### 14.2 Serial Port Control Register

The serial port control and status register is the Special Function Register SCON, shown in Table 38, 40 and 41. This register contains not only the mode selection bits, but also the 9<sup>th</sup> data bit for transmit and receive (TB8 and RB8), and the serial port interrupt bits (TI and RI).

SOBUF is the receive and transmit buffer of serial interface. Writing to SOBUF loads the transmit register and initiates transmission. Reading out SOBUF accesses a physically separate receive register.

### P8xC591

#### 14.3 Baud Rate Generation

There are several possibilities to generate the baud rate clock for the serial port depending on the mode in which it is operating.

For clarification some terms regarding the difference between "baud rate clock" and "baud rate" should be mentioned. The serial interface requires a clock rate which is 16 times the baud rate for internal synchronization. Therefore, the baud rate generators have to provide a "baud rate clock" to the serial interface which - there divided by 16 - results in the actual "baud rate". However, all formulas given in the following section already include the factor and calculate the final baud rate. Further, the abbreviation  $f_{CLK}$  refers to the external clock frequency (oscillator or external input clock operation).

The baud rate of the serial port is controlled by the two bits SPS and SMOD1 which are located in the Special Function Registers S0PSH and PCON. In SFRs S0PSH and S0PSL the prescaler load value of the internal baud rate generator can be programmed (see Table 38 to 43).

#### 14.3.1 INTERNAL BAUD RATE GENERATOR PRESCALER SOPSH, SOPSL

# Table 38 Internal Baud Rate Generator Prescaler Low Register S0PSL (address FAH) Prescaler load value Prescaler load value

7	6	5	4	3	2	1	0
				load value			

#### Table 39 Description of S0PSL bits

BIT	SYMBOL	DESCRIPTION
7 to 0	_	Baud reload low value. Lower 8 bits of the baud rate timer reload value.

# Table 40 Internal Baud Rate Generator Prescaler High Register S0PSH (address FBH)

Prescaler higher nibble load value

7	6	5	4	3	2	1	0
SPS	-	-	—	higher nibble load value			

#### Table 41 Description of S0PSH bits

BIT	SYMBOL	DESCRIPTION
7	SPS	<b>Baud rate generator enable.</b> When set, the baud rate of serial interface is derived from the dedicated baud rate generator. When cleared (default after reset), baud rate is derived from the Timer 1 overflow rate.
6 to 4	_	Reserved.
3 to 0	-	Baud rate generator reload high value. Upper four bits of the baud rate timer value.

#### 14.3.2 PCON FOR THE INTERNAL BAUD RATE GENERATOR

Table 42 PCON (address 87H)

Prescaler load value

7	6	5	4	3	2	1	0
SMOD1	SMOD0	(POF)	(WLE)	(GF1)	(GF0)	(PD)	(IDL)

#### Table 43 Description of SMOD1 and SMOD0 bits

BIT	SYMBOL	DESCRIPTION					
7	SMOD1	<b>Double Baud rate.</b> When set, the baud rate of serial interface is modes 1, 2, 3 is doubled. After reset this bit is cleared.					
6	SMOD0	Double Baud rate. Selects SM0/FE for SCON.7 bit.					
5 to 0	(POF) to (IDL)	Description refer to Section 11.3.5 "Power Control Register (PCON)".					

# P8xC591

#### 14.3.3 BAUD RATE GENERATION OVERVIEW OF OPTIONS

Depending on the programmed operating mode different paths are selected for the baud rate clock generation. Figure 23 shows the dependencies of the serial port baud rate clock generation on the two control bits and from the mode which is selected in the Special Function Register SCON:



### P8xC591

14.3.4 BAUD RATE IN MODE 0

The baud rate in Mode 0 is fixed to:

Mode 0 baud rate =  $\frac{\text{oscillator frequency}}{6}$ 

14.3.5 BAUD RATE IN MODE 2

The baud rate in Mode 2 depends on the value of bit SMOD1 in Special Function Register PCON. If SMOD1 = 0 (which is the value after reset), the baud rate is  $\frac{1}{32}$  of oscillator frequency. If SMOD1 = 1, the baud rate is  $\frac{1}{16}$  of the oscillator frequency:

Mode 2 baud rate =  $\frac{2^{\text{SMOD1}}}{32} \times \text{oscillator frequency}$ 

14.3.6 BAUD RATE IN MODE 1 AND 3

In these modes the baud rate is variable and can be generated alternatively by a baud rate generator or by Timer 1.

14.3.7 USING THE INTERNAL BAUD RATE GENERATOR

In Modes 1 and 3, the P8xC591 can use an internal baud rate generator for the serial port. To enable this feature, bit SPS (bit 7 of Special Function Register S0PSH) must be set. Bit SMOD1 (PCON.7) controls a divide-by-2 circuit which affect the input and output clock signal of the baud rate generator. After reset the divide-by-2 circuit is active and the resulting overflow output clock will be divided by 2. The input clock of the baud rate generator is f<sub>CLK</sub>.

The baud rate generator consists of its own free running upward counting 12-bit timer. On overflow of this timer (next count step after counter value FFFH) there is an automatic 12-bit reload from the registers S0PSL and S0PSH. The lower 8 bits of the timer are reloaded from S0PSL, while the upper four bits are reloaded from bit 0 to 3 of register S0PSH. The baud rate timer is reloaded by writing to S0PSH.



### P8xC591

With the baud rate generator as clock source for the serial port in Mode 1 and Mode 3, the baud rate of can be determined as follows:

Mode 1, 3 baud rate =

 $\frac{2^{\text{SMOD1}} \times \text{osciillator frequency}}{32 \times (\text{baud rate generator overflow rate})}$ 

Baud rate generator overflow rate =

 $2^{12}$  - S0PS with S0PS = S0PSH.3 - 0, S0PSL.7 - 0.

S0PS: Baud Rate Generator Prescaler load value

Table 47 lists baud rates and how they can be obtained from the Internal Baud Rate Generator.

14.3.8 USING TIMER 1 TO GENERATE BAUD RATES

In Mode 1 and 3 of the serial port also timer 1 can be used for generating baud rates. Then the baud rate is determined by the timer 1 overflow rate and the value of SMOD1 as follows: Mode 1, 3 baud rate =  $\frac{2^{\text{SMOD1}}}{32} \times \text{(timer 1 overflow rate)}$ 

The Timer 1 interrupt is usually disabled in this application. Timer 1 itself can be configured for either "timer" or "counter" operation, and in any of its operating modes. In most typical applications, it is configured for "timer" operation in the auto-reload (high nibble of TMOD = 0010B). In this case the baud rate is given by the formula:

Mode 1, 3 baud rate = 
$$\frac{2^{SMOD1} \times \text{oscillator frequency}}{32 \times 6 \times (256 - (TH1))}$$

Very low baud rates can be achieved with Timer 1 if leaving the Timer 1 interrupt enabled, configuring the timer to run as 16-bit timer (high nibble of TMOD = 0001B), and using the Timer 1 interrupt for a 16-bit software reload.

Table 49 lists lower baud rates and how they can be obtained from Timer 1.

#### Table 44 Serial Port Control Register SCON (address)

7	6	5	4	3	2	1	0
SM0	SM1	SM2	REN	TB8	RB8	TI	RI

 Table 45
 Description of S0PSH and S0PSL bits

BIT	SYMBOL	DESCRIPTION
7	SM0	See Table 46.
6	SM1	See Table 46.
5	SM2	<b>Enables the multiprocessor communication feature in Modes 2 and 3.</b> In Mode 2 or 3, if SM2 is set to 1, then RI will not be activated if the received 9 <sup>th</sup> data bit (RB8) is 0. In Mode 1, if SM2 = 1 then RI will not be activated if a valid stop bit was not received. In Mode 0, SM2 should be 0.
4	REN	<b>Enables serial reception.</b> Set by software to enable reception. Clear by software to disable reception.
3	TB8	The 9 <sup>th</sup> data bit that will be transmitted in Modes 2 and 3. Set or clear by software as desired.
2	RB8	In Modes 2 and 3, is the 9 <sup>th</sup> data bit that was received. In Mode 1, if SM2 = 0, RB8 is the stop bit that was received. In Mode 0, RB8 is not used.
1	TI	<b>Transmit interrupt flag.</b> Set by hardware at the end of the 8 <sup>th</sup> bit time in Mode 0, or at the beginning of the stop bit in the other modes, in any serial transmission. Must be cleared by software.
0	RI	<b>Receive interrupt flag.</b> Set by hardware at the end of the 8 <sup>th</sup> bit time in Mode 0, or halfway through the stop bit time in the other modes, in any serial reception (except see SM2). Must be cleared by software.

P8xC591

 Table 46
 Serial port mode select

SM0	SM1	MODE	DESCRIPTION	BAUD RATE
0	0	Mode 0	Shift register	$^{1/_{6}} \times f_{CLK}$
0	1	Mode 1	8-bit UART	variable
1	0	Mode 2	9-bit UART	$1_{32}$ or $1_{16} \times f_{CLK}$
1	1	Mode 3	9-bit UART	variable

Table 47 Internal baud rate timer generated baud rates

BAUD RATE			INTER	NAL BAUD RATE	TIMER	
(KBits/s)	f <sub>CLK</sub> (MHz)	SPS	SMOD1	<b>DEVIATION %</b>	MODE	RELOAD VALUE
750	12	1	1	0	1/3	FFFh
500	8	1	1	0	1/3	FFFh
250	8	1	0	0	1/3	FFFh
250	8	1	1	0	1/3	FFEh
57.6	12	1	1	0.16	1/3	FF3h
38.4	8	1	1	0.16	1/3	FF3h
19.2	12	1	1	0.16	1/3	FD9h
9.6	12	1	1	0.16	1/3	FB2h
4.8	12	1	1	0.16	1/3	F64h
2.4	12	1	1	0.16	1/3	EC8h
0.11	8	1	0	-0.01	1/3	71Fh

Table 48 Timer 1 generated baud rates

BAUD RATE	£ (MILI-)	SPS SMOD1		INTERNAL BAUD RATE TIMER			
(KBits/s)	f <sub>CLK</sub> (MHz)			<b>DEVIATION %</b>	MODE	RELOAD VALUE	
110	12	0	0	0.03	1	FDC8h	
110	4	0	1	-0.06	1	FE85h	
110	4	0	0	0.21	2	43h	

P8xC591

#### 14.4 More about UART Modes

#### More About Mode 0

Serial data enters and exits through RxD. TxD outputs the shift clock. 8 bits are transmitted/received: 8 data bits (LSB first). The baud rate is fixed a  $\frac{1}{6}$  the oscillator frequency.

Figure 25 shows a simplified functional diagram of the serial port in Mode 0, and associated timing.

Transmission is initiated by any instruction that uses S0BUF as a destination register. The "write to S0BUF" signal at S6P2 also loads a 1 into the 9<sup>th</sup> position of the transmit shift register and tells the TX Control block to commence a transmission. The internal timing is such that one full machine cycle will elapse between "write to S0BUF" and activation of SEND.

SEND enables the output of the shift register to the alternate output function line of P3.0 and also enable SHIFT CLOCK to the alternate output function line of P3.1. SHIFT CLOCK is low during S3, S4, and S5 of every machine cycle, and high during S6, S1 and S2. At S6P2 of every machine cycle in which SEND is active, the contents of the transmit shift are shifted to the right one position.

As data bits shift out to the right, zeros come in from the left. When the MSB of the data byte is at the output position of the shift register, then the 1 that was initially loaded into the 9<sup>th</sup> position, is just to the left of the MSB, and all positions to the left of that contain zeros. This condition flags the TX Control block to do one last shift and then deactivate SEND and set T1. Both of these actions occur at S1P1 of the 10<sup>th</sup> machine cycle after "write to S0BUF".

Reception is initiated by the condition REN = 1 and R1 = 0. At S6P2 of the next machine cycle, the RX Control unit writes the bits 11111110 to the receive shift register, and in the next clock phase activates RECEIVE.

RECEIVE enable SHIFT CLOCK to the alternate output function line of P3.1. SHIFT CLOCK makes transitions at S3P1 and S6P1 of every machine cycle. At S6P2 of every machine cycle. At S6P2 of every machine cycle in which RECEIVE is active, the contents of the receive shift register are shifted to the left one position. The value that comes in from the right is the value that was sampled at the P3.0 pin at S5P2 of the same machine cycle.

As data bits come in from the right, 1s shift out to the left. When the 0 that was initially loaded into the weightiness position arrives at the left most position in the shift register, it flags the RX Control block to do one last shift and load S0BUF. At S1P1 of the 10<sup>th</sup> machine cycle after the write to SCON that cleared RI, RECEIVE is cleared as RI is set.

#### More About Mode 1

Ten bits are transmitted (through TxD), or received (through RxD): a start bit (0), 8 data bits (LSB first), and a stop bit (1). On receive, the stop bit goes into RB8 in SCON. In the 80C51 the baud rate is determined by the Timer 1 overflow rate.

Figure 25 shows a simplified functional diagram of the serial port in Mode1, and associated timings for transmit receive.

Transmission is initiated by any instruction that uses SOBUF as a destination register. The "write to SOBUF" signal also loads a1 into the 9<sup>th</sup> bit position of the transmit shift register and flags the TX Control unit that a transmission is requested. Transmission actually commences at S1P1 of the machine cycle following the next rollover in the divide-by-16 counter. (Thus, the bit times are synchronized to the divide-by-16 counter, not to the "write to SOBUF" signal.)

The transmission begins with activation of SEND which puts the start bit at TxD. One bit time later, DATA is activated, which enables the output bit of the transmit shift register to TxD. The first shift pulse occurs one bit time after that.

As data bits shift out to the right, zeros are clocked in from the left. When the MSB of the data byte is at the output position of the shift register, then the 1 that was initially loaded into the 9<sup>th</sup> position is just to the left of the MSB, and all positions to the left of that contain zeros. The condition flags the TX Control unit to do one last shift and then deactivate SEND and set TI. This occurs at the 10<sup>th</sup> divide-by-16 rollover after "write to S0BUF".

Reception is initiated by a detected 1-to-0 transition at RxD. For this purpose RxD is sampled at a rate of 16 times whatever baud rate has been established. When a transition is detected, the divide-by-16 counter is immediately reset, and 1 FFH is written into the input shift register. Resetting the divide-by-16 counter aligns its rollovers with the boundaries of the incoming bit times.

The 16 states of the counter divide each bit time into 16<sup>ths</sup>. At the 7<sup>th</sup>, 8<sup>th</sup>, and 9<sup>th</sup> counter states of each bit time, the bit detector samples the value of RxD. The value accepted is the value that was seen in at least 2 of the 3 samples. This is done for noise rejection. If the value accepted during the first bit time is not 0, the receive circuits are reset and the unit goes back to looking for another 1-to-0 transition. This is to provide rejection of false start bits. If the start bit proves valid, it shifted into the input shift register, and reception of the rest of the frame will proceed.

P8xC591

As data bits come in from the right, 1s shift out to the left. When the start bit arrives at the left most position in the shift register (which in Mode 1 is a 9-bit register), it flags the RX Control block to do one last shift, load SOBUF and RB8, and set RI. The signal to load SOBUF and RB8, and to set RI, will be generated if, and only if, the following conditions are met at the time the final shift pulse is generated:

- 1. RI = 0, and
- 2. Either SM2 = 0, or the received stop bit = 1.

If either of these two conditions is not met, the received frame is irretrievably lost. If both conditions are met, the stop bit goes into RB8, the 8 data bits go into S0BUF, and RI is activated. At this time, whether the above conditions are met or not, the unit goes back to looking for a 1-to-0 transition in RxD.

#### More About Modes 2 and 3

Eleven bits are transmitted (through TxD), or received (through RxD): a start bit (0), 8 data bits (LSB first), a programmable 9<sup>th</sup> data bit, and a stop bit (1). On transmit, the 9<sup>th</sup> data bit (TB8) can be assigned the values of 0 or 1. On receive, the 9<sup>the</sup> data bit goes into RB8 in SCON. The baud rate is programmable to either  $\frac{1}{16}$  or  $\frac{1}{32}$  the oscillator frequency in Mode 2. Mode 3 may have a variable baud rate generated from Timer 1.

Figure 25 show a functional diagram of the serial port in Modes 2 and 3. The receive portion is exactly the same as in Mode 1. The transmit portion differs from Mode 1 only in the 9<sup>th</sup> bit of the transmit shift register.

Transmission is initiated by any instruction that uses S0BUF as a destination register. The "write to S0BUF" signal also loads TB8 into the 9<sup>th</sup> bit position of the transmit shift register and flags the TX Control unit that a transmission is requested. Transmission commences at S1P1 of the machine cycle following the next rollover in the divide-by-16 counter. (Thus, the bit times are synchronized to the divide-by-16 counter, not to the "write to SUB" signal).

The transmission begins with activation of SEND, which puts the start bit at TxD. One bit time later, DATA is activated, which enables the output bit of the transmit shift register to TxD. The first shift pulse occurs one bit time after that. The first shift clocks a 1 (the stop bit) into the 9<sup>th</sup> bit position of the shift register. Thereafter, only zeros are clocked in. Thus, as data bit shift out to the right, zeros are clocked in from the left. When TB8 is at the output position of the shift register, then the stop bit is just to the left of TB8, and all positions to the left of that contain zeros. This condition flags the TX Control unit to do one last shift and then deactivate SEND and set TI. This occurs at the 11<sup>th</sup> divide-by-16 rollover after "write to SUBF".

Reception is initiated by a detected 1-to-0 transition at RxD. For this purpose RxD is sampled at a rate of 16 times whatever baud rate has been established. When a transition is detected, the divide-by-16 counter is immediately reset, and 1FFH is written to the input shift register.

At the 7<sup>th</sup>, 8<sup>th</sup>, and 9<sup>th</sup> counter states of each bit time, the bit detector samples the value of R-D. The value accepted is the value that was seen in at least 2 of the 3 samples. If the value accepted during the first bit time is not 0, the receive circuits are reset and the unit goes back to looking for another 1-to-0 transition. If the start bit proves valid, it is shifted into the input shift register, and reception of the rest of the frame will proceed.

As data bits come in from the right, 1s shift out to the left. When the start bit arrives at the left most position in the shift register (which in Modes 2 and 3 is a 9-bit register), it flags the RX Control block to do one last shift, load S0BUF and RB8, and set RI.

The signal to load S0BUF and RB8, and to set RI, will be generated if, and only if, the following conditions are met at the time the final shift pulse is generated.

- 1. RI = 0, and
- 2. Either SM2 = 0, or the received  $9^{th}$  data bit = 1.

If either of these conditions is not met, the received frame is irretrievably lost, and RI is not set. If both conditions are met, the received 9<sup>th</sup> data bit goes into RB8, and the first 8 data bits go into S0BUF. One bit time later, whether the above conditions were met or not, the unit goes back to looking for a 1-to-0 transition at the RxD input.







## P8xC591

#### 14.5 Enhanced UART

The UART operates in all of the usual modes that are described in the Section of Standard Serial Interface, 80C51-Based 8-Bit Microcontrollers. In addition the UART can perform framing error detect by looking for missing stop bits, and automatic address recognition. The UART also fully supports multiprocessor communication as does the standard 80C51 UART.

When used for framing error detect the UART looks for missing stop bits in the communication. A missing bit will set the FE bit in the SOCON register. The FE bit shares the SOCON.7 bit with SM0 and the function of SOCON.7 is determined by PCON.6 (SMOD0) see Table 50. If SMOD0 is set then SOCON.7 functions as FE. SOCON.7 functions as SM0 when SMOD0 is cleared. When as FE SOCON.7 can only be cleared by software. Refer to Figure 25.

# 14.5.2 SERIAL PORT CONTROL REGISTER (SOCON)**Table 49** Serial Port Control Register (address 98H)

7	6	5	4	3	2	1	0
SM0/FE	SM1	SM2	REN	TB8	RB8	TI	RI

#### Table 50 Description of SOCON bits

BIT	SYMBOL	DESCRIPTION
7	FE	<b>Framing Error bit.</b> This bit is set by the receiver when an invalid stop bit is detected. The FE bit is not cleared by valid frames but should be cleared by software.
	SM0	Serial Port Mode Bit 0, (SMOD0 must = 0 to access bit SM0), see Table 46.
6	SM1	These bits are used to select the serial port mode; see Table 46.
5	SM2	<b>Enables the Automatic Address Recognition</b> feature in Modes 2 and 3. If $SM2 = 1$ , then RI will not be set unless the received 9 <sup>th</sup> data bit (RB8) is a logic 1, indicating an address, and the received byte is a Given or Broadcast Address. In Mode 1, if $SM2 = 1$ , then RI will not be activated unless a valid stop bit was not received, and the received byte is a Given or Broadcast Address. In Mode 1, if $SM2 = 1$ , then RI will not be activated unless a valid stop bit was not received, and the received byte is a Given or Broadcast Address. In Mode 0, SM2 should be a logic 0.
4	REN	<b>Enables serial reception.</b> Set by software to enable reception. Clear by software to disable reception.
3	TB8	The 9 <sup>th</sup> data bit that will be transmitted in Modes 2 and 3. Set or clear by software as desired.
2	RB8	In modes 2 and 3, the 9 <sup>th</sup> data bit that was received. In Mode 1, if SM2 = 0, RB8 is the stop bit that was received. In Mode 0, RB8 is not used.
1	TI	<b>Transmit Interrupt flag</b> . Set by hardware at the end of the 8 <sup>th</sup> bit time in Mode 0, or at the beginning of the stop bit in the other modes, in any serial transmission. Must be cleared by software.
0	RI	<b>Receive Interrupt flag</b> . Set by hardware at the end of the 8 <sup>th</sup> bit time in Mode 0, or halfway through the stop bit time in the other modes, in any serial reception (except see SM2). Must be cleared by software.

14.5.1

the UART to recognize certain addresses in the serial bit stream by using hardware to make the comparisons. This feature saves a great deal of software overhead by eliminating the need for the software to examine every serial address which passes by the serial port. This feature is enabled by setting the SM2 bit in SOCON. In the 9 bit UART modes, mode 2 and mode 3, the Receive Interrupt flag (RI) will be automatically set when the received byte contains either the "Given" address or the "Broadcast" address. The 9 bit mode requires that the 9th information bit is a 1 to indicate that the received information is an address and not data. Automatic address recognition is shown in Figure 29.

AUTOMATIC ADDRESS RECOGNITION

The 8 bit mode is called Mode 1. In this mode the RI flag will be set if SM2 is enabled and the information received has a valid stop bit following the 8 address bits and the information is either a Given or Broadcast address.




P8xC591

Mode 0 is the Shift Register mode and SM2 is ignored.

Using the Automatic Address Recognition feature allows a master to selectively communicate with one or more slaves by invoking the Given slave address or addresses. All of the slaves may be contacted by using the Broadcast address. All of the slaves may be contacted by using the Broadcast address. Two Special Function Registers are used to define the slave's address, SADDR, and the address mask, SADEN. SADEN is used to define which bits in the SADDR are to be used and which bits are "don't care". The SADEN mask can be logically ANDed with the SADDR to create the "Given" address which the master will use for addressing each of the slaves. Use of the Given address allows multiple slaves to be recognized while excluding others. The following examples will help to show the versatility of this scheme:

Slave 0	SADDR	=	1100 0000
	SADEN	=	<u>1111 1101</u>
	Given	=	1100 00X0
Slave 1	SADDR	=	1100 0000
	SADEN	=	<u>1111 1110</u>
	Given	=	1100 000X

In the above example SADDR is the same and the SADEN data is used to differentiate between the two salves. Slave 0 requires as 0 in bit 0 and it ignores bit 1. Slave 1 requires a 0 in bit 1 and bit 0 is ignored. A unique address for Slave 0 would be 1100 0010 since slave 1 requires a 0 in bit 1. A unique address for Slave 1 would be 1100 0001 since a 1 in bit 0 will exclude slave 0. Both slaves can be selected at the same time by an address which has bit 0 = 0 (for Slave 0) and bit 1 = 0 (for Slave 1). Thus, both could be addressed with 1100 0000.

In a more complex system the following could be used to select Slaves 1 and 2 while excluding Slave 0:

Slave 0	SADDR	=	1100 0000
	SADEN	=	<u>1111 1001</u>
	Given	=	1100 0XX0
Slave 1	SADDR	=	1110 0000
	SADEN	=	<u>1111 1010</u>
	Given	=	1110 0X0X
Slave 2	SADDR	=	1110 0000
	SADEN	=	<u>1111 1100</u>
	Given	=	1110 00XX

In the above example the differentiation among the 3 Slaves is in the lower 3 address bits. Slave 0 requires that bit 0 = 0 and it can be uniquely addressed by 1110 0110. Slave 1 requires that bit 1 = 0 and it can be uniquely addressed by 1110 and 0101. Slave 2 requires that bit 2 =0 and its unique address is 1110 0011. To select Slaves 0 and 1 and exclude Slave 2 use address 1110 0100, since it is necessary to make bit 2 = 1 to exclude Slave 2.

The Broadcast Address for each slave is created by taking the logical OR of SADDR and SADEN. Zeros in this result are trended as don't cares. In most cases, interpreting the don't-cares as ones, the broadcast address will be FF hexadecimal.

Upon reset SADDR (SFR address 0A9H) and SADEN (SFR address 0B9H) are leaded with 0s. This produces a given address of all "don't cares" as well as a Broadcast address of all "don't cares". This effectively disables the Automatic Addressing mode and allows the microcontroller to use standard 80C51 type UART drivers which do not make use of this feature.

### 15 SIO1, I<sup>2</sup>C SERIAL IO

The I<sup>2</sup>C bus uses two wires (SDA and SCL) to transfer information between devices connected to the bus. The main features of the bus are:

- · Bidirectional data transfer between masters and slaves
- Multimaster bus (no central master)
- Arbitration between simultaneously transmitting masters without corruption of serial data on the bus
- Serial clock synchronization allows devices with different bit rates to communicate via one serial bus
- Serial clock synchronization can be used as a handshake mechanism to suspend and resume serial transfer
- The I<sup>2</sup>C bus may be used for test and diagnostic purposes

The I/O pins P1.6 and P1.7 must be set to Open Drain (SCL and SDA).

The 8xC591 on-chip  $I^2C$  logic provides a serial interface that meets the  $I^2C$  bus specification. The SIO1 logic handles bytes transfer autonomously. It also keeps track of serial transfers, and a status register (S1STA) reflects the status of SIO1 and the  $I^2C$  bus.

### P8xC591

The CPU interfaces to the I<sup>2</sup>C logic via the following four special function registers: S1CON (SIO1 control register), S1STA (SIO1 status register), S1DAT (SIO1 data register), and S1ADR (SIO1 slave address register). The SIO1 logic interfaces to the external I<sup>2</sup>C bus via two port 1 pins: P1.6/SCL (serial clock line) and P1.7/SDA (serial data line).

A typical  $I^2C$  bus configuration is shown in Figure 30, and Figure 31 shows how a data transfer is accomplished on the bus. Depending on the state of the direction bit (R/W), two types of data transfers are possible on the  $I^2C$  bus:

- Data transfer from a master transmitter to a slave receiver. The first byte transmitted by the master is the slave address. Next follows a number of data bytes. The slave returns an acknowledge bit after each received byte.
- 2. Data transfer from a slave transmitter to a master receiver. The first byte (the slave address) is transmitted by the master. The slave then returns an acknowledge bit. Next follows the data bytes transmitted by the slave to the master. The master returns an acknowledge bit after all received bytes other than the last byte. At the end of the last received byte, a not acknowledge is returned.

The master device generates all of the serial clock pulses and the START and STOP conditions. A transfer is ended with a STOP condition or with a repeated START condition. Since a repeated START condition is also the beginning of the next serial transfer, the I<sup>2</sup>C bus will not be released.

### 15.1 Modes of Operation

The on-chip SIO1 logic may operate in the following four modes:

### 1. Master Transmitter Mode:

Serial data output through P1.7/SDA while P1.6/SCL outputs the serial clock. The first byte transmitted contains the slave address of the receiving device (7 bits) and the data direction bit. In this case the data direction bit (R/W) will be logic 0, and we say that a "W" is transmitted. Thus the first byte transmitted is SLA+W. Serial data is transmitted 8 bits at a time. After each byte is transmitted, an acknowledge bit is received. START and STOP conditions are output to indicate the beginning and the end of a serial transfer.

### 2. Master Receiver Mode:

The first byte transmitted contains the slave address of the transmitting device (7 bits) and the data direction bit. In this case the data direction bit (R/W) will be logic 1, and we say that an "R" is transmitted. Thus the first byte transmitted is SLA+R. Serial data is received via P1.7/SDA while P1.6/SCL outputs the serial clock. Serial data is received 8 bits at a time. After each byte is received, an acknowledge bit is transmitted. START and STOP conditions are output to indicate the beginning and end of a serial transfer.

### 3. Slave Receiver Mode:

Serial data and the serial clock are received through P1.7/SDA and P1.6/SCL. After each byte is received, an acknowledge bit is transmitted. START and STOP conditions are recognized as the beginning and end of a serial transfer. Address recognition is performed by hardware after reception of the slave address and direction bit.

### 4. Slave Transmitter Mode:

The first byte is received and handled as in the slave receiver mode. However, in this mode, the direction bit will indicate that the transfer direction is reversed. Serial data is transmitted via P1.7/SDA while the serial clock is input through P1.6/SCL. START and STOP conditions are recognized as the beginning and end of a serial transfer.

In a given application, SIO1 may operate as a master and as a slave. In the slave mode, the SIO1 hardware looks for its own slave address and the general call address. If one of these addresses is detected, an interrupt is requested. When the microcontroller wishes to become the bus master, the hardware waits until the bus is free before the master mode is entered so that a possible slave action is not interrupted. If bus arbitration is lost in the master mode, SIO1 switches to the slave mode immediately and can detect its own slave address in the same serial transfer.

P8xC591

## Single-chip 8-bit microcontroller with CAN controller





### P8xC591

### 15.2 SIO1 Implementation and Operation

Figure 32 shows how the on-chip I<sup>2</sup>C bus interface is implemented, and the following text describes the individual blocks.

### 15.2.1 INPUT FILTERS AND OUTPUT STAGES

The input filters have  $I^2C$  compatible input levels. If the input voltage is less than 1.5 V, the input logic level is interpreted as 0; if the input voltage is greater than 3.0 V, the input logic level is interpreted as 1. Input signals are synchronized with the internal clock ( $f_{CLK}/4$ ), and spikes shorter than three oscillator periods are filtered out.

The output stages consist of open drain transistors that can sink 3 mA at  $V_{OUT} < 0.4$  V. These open drain outputs do have clamping diodes to  $V_{DD}$ . Thus, precautions have to be considered, if a powered-down 8xC591 on one board clamps the I<sup>2</sup>C bus externally.

### 15.2.2 ADDRESS REGISTER, S1ADR

This 8-bit special function register may be loaded with the 7-bit slave address (7 most significant bits) to which SIO1 will respond when programmed as a slave transmitter or receiver. The LSB (GC) is used to enable general call address (00H) recognition.

### 15.2.3 COMPARATOR

The comparator compares the received 7-bit slave address with its own slave address (7 most significant bits in S1ADR). It also compares the first received 8-bit byte with the general call address (00H). If an equality is found, the appropriate status bits are set and an interrupt is requested.

### 15.2.4 SHIFT REGISTER, S1DAT

This 8-bit special function register contains a byte of serial data to be transmitted or a byte which has just been received. Data in S1DAT is always shifted from right to left; the first bit to be transmitted is the MSB (bit 7) and, after a byte has been received, the first bit of received data is located at the MSB of S1DAT. While data is being shifted out, data on the bus is simultaneously being shifted in; S1DAT always contains the last byte present on the bus. Thus, in the event of lost arbitration, the transition from master transmitter to slave receiver is made with the correct data in S1DAT.



## P8xC591

**Preliminary Specification** 

#### 15.2.5 ARBITRATION AND SYNCHRONIZATION LOGIC

In the master transmitter mode, the arbitration logic checks that every transmitted logic 1 actually appears as a logic 1 on the I<sup>2</sup>C bus. If another device on the bus overrules a logic 1 and pulls the SDA line low, arbitration is lost, and SIO1 immediately changes from master transmitter to slave receiver. SIO1 will continue to output clock pulses (on SCL) until transmission of the current serial byte is complete.

Arbitration may also be lost in the master receiver mode. Loss of arbitration in this mode can only occur while SIO1 is returning a not acknowledge: (logic 1) to the bus. Arbitration is lost when another device on the bus pulls this signal LOW. Since this can occur only at the end of a serial byte, SIO1 generates no further clock pulses. Figure 33 shows the arbitration procedure.

The synchronization logic will synchronize the serial clock generator with the clock pulses on the SCL line from another device. If two or more master devices generate clock pulses, the mark duration is determined by the device that generates the shortest marks, and the space duration is determined by the device that generates the longest spaces. Figure 34 shows the synchronization procedure.

A slave may stretch the space duration to slow down the bus master. The space duration may also be stretched for handshaking purposes. This can be done after each bit or after a complete byte transfer. SIO1 will stretch the SCL space duration after a byte has been transmitted or received and the acknowledge bit has been transferred. The serial interrupt flag (SI) is set, and the stretching continues until the serial interrupt flag is cleared.



### P8xC591



### 15.2.6 SERIAL CLOCK GENERATOR

This programmable clock pulse generator provides the SCL clock pulses when SIO1 is in the master transmitter or master receiver mode. It is switched off when SIO1 is in a slave mode. The programmable output clock frequencies are:  $f_{CLK}/120$ ,  $f_{CLK}/9600$ , and the Timer 1 overflow rate divided by eight. The output clock pulses have a 50% duty cycle unless the clock generator is synchronized with other SCL clock sources as described above.

### 15.2.7 TIMING AND CONTROL

The timing and control logic generates the timing and control signals for serial byte handling. This logic block provides the shift pulses for S1DAT, enables the comparator, generates and detects start and stop conditions, receives and transmits acknowledge bits, controls the master and slave modes, contains interrupt request logic, and monitors the I<sup>2</sup>C bus status.

### 15.2.8 CONTROL REGISTER, S1CON

This 7-bit special function register is used by the microcontroller to control the following SIO1 functions: start and restart of a serial transfer, termination of a serial transfer, bit rate, address recognition, and acknowledgment.

### 15.2.9 STATUS DECODER AND STATUS REGISTER

The status decoder takes all of the internal status bits and compresses them into a 5-bit code. This code is unique for each I<sup>2</sup>C bus status. The 5-bit code may be used to generate vector addresses for fast processing of the various service routines. Each service routine processes a particular bus status. There are 26 possible bus states if all four modes of SIO1 are used. The 5-bit status code is latched into the five most significant bits of the status register when the serial interrupt flag is set (by hardware) and remains stable until the interrupt flag is cleared by software. The three least significant bits of the status register are always zero. If the status code is used as a vector to service routines, then the routines are displaced by eight address locations. Eight bytes of code is sufficient for most of the service routines (see the software example in this section).

### 15.2.10 THE FOUR SIO1 SPECIAL FUNCTION REGISTERS

The microcontroller interfaces to SIO1 via four special function registers. These four SFRs (S1ADR, S1DAT, S1CON, and S1STA) are described individually in the following sections.

### 15.2.10.1 The Address Register, S1ADR

The CPU can read from and write to this 8-bit, directly addressable SFR. S1ADR is not affected by the SIO1 hardware. The contents of this register are irrelevant when SIO1 is in a master mode. In the slave modes, the seven most significant bits must be loaded with the microcontrollers own slave address, and, if the least

### Table 51 Address Register S1ADR (address DBH)

7	6	5	4	3	2	1	0
Х	Х	Х	Х	Х	Х	Х	GC

### Table 52 Description of S1ADR (DBH) bits

BIT	SYMBOL	DESCRIPTION	
7 to 1	Х	Own slave address.	
0	GC 0 = general call address is not recognized. 1 = general call address is recognized.		

### 15.2.11 THE DATA REGISTER, S1DAT

S1DAT contains a byte of serial data to be transmitted or a byte which has just been received. The CPU can read from and write to this 8-bit, directly addressable SFR while it is not in the process of shifting a byte. This occurs when SIO1 is in a defined state and the serial interrupt flag is set. Data in S1DAT remains stable as long as SI is set. Data in S1DAT is always shifted from right to left: the first bit to be transmitted is the MSB (bit 7), and, after a byte has been received, the first bit of received data is located at the MSB of S1DAT. While data is being shifted out, data on the bus is simultaneously being shifted in; S1DAT always contains the last data byte present on the bus. Thus, in the event of lost arbitration, the transition from master transmitter to slave receiver is made with the correct data in S1DAT.

S1DAT and the ACK flag form a 9-bit shift register which shifts in or shifts out an 8-bit byte, followed by an

acknowledge bit. The ACK flag is controlled by the SIO1 hardware and cannot be accessed by the CPU. Serial data is shifted through the ACK flag into S1DAT on the rising edges of serial clock pulses on the SCL line. When a byte has been shifted into S1DAT, the serial data is available in S1DAT, and the acknowledge bit is returned by the control logic during the ninth clock pulse. Serial data is shifted out from S1DAT via a buffer (BSD7) on the falling edges of clock pulses on the SCL line.

When the CPU writes to S1DAT, BSD7 is loaded with the content of S1DAT.7, which is the first bit to be transmitted to the SDA line (see Figure 36). After nine serial clock pulses, the eight bits in S1DAT will have been transmitted to the SDA line, and the acknowledge bit will be present in ACK. Note that the eight transmitted bits are shifted back into S1DAT.

Table 53	Address Regis	ster S1DAT	(address DAH)
----------	---------------	------------	---------------

7	6	5	4	3	2	1	0
SD7	SD6	SD5	SD4	SD3	SD2	SD1	SD0

### Table 54 Description of S1DAT (DAH) bits

BIT	SYMBOL	DESCRIPTION
7 to 0	SD7 to SD0	Eight bits to be transmitted or just received. A logic 1 in S1DAT corresponds to a high level on the I <sup>2</sup> C bus, and a logic 0 corresponds to a low level on the bus. Serial data shifts through S1DAT from right to left. Figure 35 shows how data in S1DAT is serially transferred to and from the SDA line.

# P8xC591

**Preliminary Specification** 

significant bit is set, the general call address (00H) is recognized; otherwise it is ignored.

The most significant bit corresponds to the first bit received from the  $l^2C$  bus after a start condition. A logic 1 in S1ADR corresponds to a high level on the  $l^2C$  bus, and a logic 0 corresponds to a low level on the bus.

P8xC591

### 15.2.12 THE CONTROL REGISTER, S1CON

The CPU can read from and write to this 8-bit, directly addressable SFR. Two bits are affected by the SIO1 hardware: the SI bit is set when a serial interrupt is requested, and the STO bit is cleared when a STOP condition is present on the  $I^2C$  bus. The STO bit is also cleared when ENS1 = 0.

Table 55	Address Register S1CON (address D8H)
----------	--------------------------------------

7	6	5	4	3	2	1	0
CR2	ENS1	STA	STO	SI	AA	CR1	CR0

### Table 56 Description of S1CON (D8H) bits

BIT	SYMBOL	DESCRIPTION
7	CR2	Clock rate bit 2, see Table 57.
6	ENS1	Enable serial I/O. ENS1 = 0: I <sup>2</sup> C I/O disabled and reset. ENS1 = 1: serial I/O enabled.
5	STA	<b>START flag.</b> When this bit is set in slave mode, the hardware checks the l <sup>2</sup> C-bus and generates a START condition if the bus is free or after the bus becomes free. If the device operates in master mode it will generate a repeated START condition.
4	STO	<b>STOP flag.</b> If this bit is set in a master mode a STOP condition is generated. A STOP condition detected on the I <sup>2</sup> C-bus clears this bit. This bit may also be set in slave mode in order to recover from an error condition. In this case no STOP condition is generated to the I <sup>2</sup> C-bus, but the hardware releases the SDA and SCL lines and switches to the not selected receiver mode. The STOP flag is cleared by the hardware.
3	SI	<b>Serial Interrupt flag.</b> This flag is set and an interrupt request is generated, after any of the following events occur:
		A START condition is generated in master mode.
		<ul> <li>The own slave address has been received during AA = 1.</li> </ul>
		<ul> <li>The general call address has been received while S1ADR.0 and AA = 1.</li> </ul>
		• A data byte has been received or transmitted in master mode (even if arbitration is lost).
		A data byte has been received or transmitted as selected slave.
		A STOP or START condition is received as selected slave receiver or transmitter.
		While the SI flag is set, SCL remains LOW and the serial transfer is suspended. SI must be reset by software.
2	AA	<b>Assert Acknowledge flag.</b> When this bit is set, an acknowledge is returned after any one of the following conditions:
		Own slave address is received.
		<ul> <li>General call address is received (S1ADR.0 = 1).</li> </ul>
		• A data byte is received, while the device is programmed to be a master receiver.
		A data byte is received. while the device is a selected slave receiver.
		When the bit is reset, no acknowledge is returned. Consequently, no interrupt is requested when the own address or general call address is received.
1	CR1	Clock rate bits 1 and 0; see Table 57.
0	CR0	

### P8xC591

### 15.2.12.1 ENS1, the SIO1 enable bit

ENS1 = "0": When ENS1 is "0", the SDA and SCL input signals are ignored, SIO1 is in the not addressed slave state, and the STO bit in S1CON is forced to 0. No other bits are affected.

ENS1 = "1": When ENS1 is 1, I<sup>2</sup>C is enabled. Note, that P1.6 and P1.7 have to set to Open Drain by writing the Port mode registers P1M1.x and P1M2.x bits 6 and 7 with a 1 (see Section 6.2 "Pin description").

ENS1 should not be used to temporarily release SIO1 from the I<sup>2</sup>C bus since, when ENS1 is reset, the I<sup>2</sup>C bus status is lost. The AA flag should be used instead (see description of the AA flag in the following text).

In the following text, it is assumed that ENS1 = 1.

### 15.2.12.2 STA, the START flag

STA = "1": When the STA bit is set to enter a master mode, the SIO1 hardware checks the status of the I<sup>2</sup>C bus and generates a START condition if the bus is free. If the bus is not free, then SIO1 waits for a STOP condition (which will free the bus) and generates a START condition after a delay of a half clock period of the internal serial clock generator.

If STA is set while SIO1 is already in a master mode and one or more bytes are transmitted or received, SIO1 transmits a repeated START condition. STA may be set at any time. STA may also be set when SIO1 is an addressed slave.

STA = "0": When the STA bit is reset, no START condition or repeated START condition will be generated.

### 15.2.12.3 STO, the STOP Flag

STO = "1": When the STO bit is set while SIO1 is in a master mode, a STOP condition is transmitted to the  $I^2C$  bus. When the STOP condition is detected on the bus, the SIO1 hardware clears the STO flag. In a slave mode, the STO flag may be set to recover from an error condition. In this case, no STOP condition is transmitted to the  $I^2C$  bus. However, the SIO1 hardware behaves as if a STOP condition has been received and switches to the defined not addressed slave receiver mode. The STO flag is automatically cleared by hardware.

If the STA and STO bits are both set, the a STOP condition is transmitted to the I<sup>2</sup>C bus if SIO1 is in a master mode (in a slave mode, SIO1 generates an internal STOP condition which is not transmitted). SIO1 then transmits a START condition.

STO = "0": When the STO bit is reset, no STOP condition will be generated.





P8xC591

### 15.2.12.4 SI, the Serial Interrupt Flag

SI = "1": When the SI flag is set, then, if the EA and ES1 (interrupt enable register) bits are also set, a serial interrupt is requested. SI is set by hardware when one of 25 of the 26 possible SIO1 states is entered. The only state that does not cause SI to be set is state F8H, which indicates that no relevant state information is available.

While SI is set, the low period of the serial clock on the SCL line is stretched, and the serial transfer is suspended. A high level on the SCL line is unaffected by the serial interrupt flag. SI must be reset by software.

SI = 0: When the SI flag is reset, no serial interrupt is requested, and there is no stretching of the serial clock on the SCL line.

### 15.2.12.5 AA, the Assert Acknowledge flag

AA = "1": If the AA flag is set, an acknowledge (low level to SDA) will be returned during the acknowledge clock pulse on the SCL line when:

- The "own slave address" has been received
- The general call address has been received while the general call bit (GC) in S1ADR is set
- A data byte has been received while SIO1 is in the master receiver mode
- A data byte has been received while SIO1 is in the addressed slave receiver mode

AA = "0": if the AA flag is reset, a not acknowledge (high level to SDA) will be returned during the acknowledge clock pulse on SCL when:

- A data has been received while SIO1 is in the master receiver mode
- A data byte has been received while SIO1 is in the addressed slave receiver mode

When SIO1 is in the addressed slave transmitter mode, state C8H will be entered after the last serial is transmitted (see Figure 40). When SI is cleared, SIO1 leaves state C8H, enters the not addressed slave receiver mode, and the SDA line remains at a high level. In state C8H, the AA flag can be set again for future address recognition. When SIO1 is in the not addressed slave mode, its own slave address and the general call address are ignored. Consequently, no acknowledge is returned, and a serial interrupt is not requested. Thus, SIO1 can be temporarily released from the I<sup>2</sup>C bus while the bus status is monitored. While SIO1 is released from the bus, START and STOP conditions are detected, and serial data is shifted in. Address recognition can be resumed at any time by setting the AA flag. If the AA flag is set when the parts own slave address or the general call address has been partly received, the address will be recognized at the end of the byte transmission.

### 15.2.12.6 CR0, CR1, and CR2, the Clock Rate Bits

These three bits determine the serial clock frequency when SIO1 is in a master mode. The various serial rates are shown in Table 57.

A 12.5 kHz bit rate may be used by devices that interface to the I<sup>2</sup>C bus via standard I/O port lines which are software driven and slow. 100kHz is usually the maximum bit rate and can be derived from a 16 MHz, 12 MHz, or a 6 MHz oscillator. A variable bit rate (0.5 kHz to 62.5 kHz) may also be used if Timer 1 is not required for any other purpose while SIO1 is in a master mode.

The frequencies shown in Table 57 are unimportant when SIO1 is in a slave mode. In the slave modes, SIO1 will automatically synchronize with any clock frequency up to 100 kHz.

**Philips Semiconductors** 

### 15.2.13 THE STATUS REGISTER, S1STA

S1STA is an 8-bit read-only special function register. The three least significant bits are always zero. The five most significant bits contain the status code. There are 26 possible status codes. When S1STA contains F8H, no relevant state information is available and no serial

interrupt is requested. All other S1STA values correspond to defined SIO1 states. When each of these states is entered, a serial interrupt is requested (SI = "1"). A valid status code is present in S1STA one machine cycle after SI is set by hardware and is still present one machine cycle after SI has been reset by software.

### Table 57 Serial clock rate

0.00	0.04	0.00	BIT FR	EQUENCY (kHz)	at f <sub>CLK</sub>	
CR2	CR1	CR0	6 MHz	8 MHz	12 MHz	f <sub>CLK</sub> DIVIDED BY
0	0	0	47	62.5	94	128
0	0	1	54	71	107 <sup>(1)</sup>	112
0	1	0	63	83.3	125 <sup>(1)</sup>	96
0	1	1	75	100	150 <sup>(1)</sup>	80
1	0	0	12.5	17	25	480
1	0	1	100	133 <sup>(1)</sup>	200 <sup>(1)</sup>	60
1	1	0	200	267 <sup>(1)</sup>	400 <sup>(1)</sup>	30
1	1	1	0.49 > 62.5 0 < 254	0.65 < 55.6 0 < 253	0.98 < 50.0 0 < 251	48 x (256 (reload value Timer 1)) Reload value Timer 1 in Mode 2.

### Note

1. These frequencies exceed the upper limit of 100 kHz of the standard I<sup>2</sup>C-bus specification.

### 15.2.14 MORE INFORMATION ON SIO1 OPERATING MODES

The four operating modes are:

- Master Transmitter
- Master Receiver
- Slave Receiver
- Slave Transmitter

Data transfers in each mode of operation are shown in Figures 37 to 40. These figures contain the following abbreviations:

### Abbreviation Explanation

/ 100/01/01/01/01	Explanation
S	Start condition
SLA	7-bit slave address
R	Read bit (high level at SDA)
W	Write bit (low level at SDA)
A	Acknowledge bit (low level at SDA)
Ā	Not acknowledge bit (high level at SDA)
Data	8-bit data byte
Р	Stop condition

In Figures 37 to 40, circles are used to indicate when the serial interrupt flag is set. The numbers in the circles show the status code held in the S1STA register. At these points, a service routine must be executed to continue or complete the serial transfer. These service routines are not critical since the serial transfer is suspended until the serial interrupt flag is cleared by software.

When a serial interrupt routine is entered, the status code in S1STA is used to branch to the appropriate service routine. For each status code, the required software action and details of the following serial transfer are given in Tables 61 to 65.

### 15.2.14.1 Master Transmitter Mode:

In the master transmitter mode, a number of data bytes are transmitted to a slave receiver (see Figure 37). Before the master transmitter mode can be entered, S1CON must be initialized as in Table 58.

CR0, CR1, and CR2 define the serial bit rate. ENS1 must be set to logic 1 to enable SIO1. If the AA bit is reset, SIO1 will not acknowledge its own slave address or the general call address in the event of another device becoming

P8xC591

0

master of the bus. In other words, if AA is reset, SIO0 cannot enter a slave mode. STA, STO, and SI must be reset.

The master transmitter mode may now be entered by setting the STA bit using the SETB instruction. The SIO1 logic will now test the I<sup>2</sup>C bus and generate a start condition as soon as the bus becomes free. When a START condition is transmitted, the serial interrupt flag (SI) is set, and the status code in the status register (S1STA) will be 08H. This status code must be used to vector to an interrupt service routine that loads S1DAT with the slave address and the data direction bit (SLA+W). The

Table 58 Address Register S1CON (address D8H)

5

4

6

ENS1

1

SI bit in S1CON must then be reset before the serial transfer can continue.

When the slave address and the direction bit have been transmitted and an acknowledgment bit has been received, the serial interrupt flag (SI) is set again, and a number of status codes in S1STA are possible. There are 18H, 20H, or 38H for the master mode and also 68H, 78H, or B0H if the slave mode was enabled (AA = logic 1). The appropriate action to be taken for each of these status codes is detailed in Table 61. After a repeated start condition (state 10H). SIO1 may switch to the master receiver mode by loading S1DAT with SLA+R).

STA	STO	SI	AA	CR1	CR0						
0	0	0	X bit rate								
lode	de The upper 7 bits are the address to which SIO1 will										

2

3

### 15.2.14.2 Master Receiver Mo

7

CR2

bit rate

In the master receiver mode, a number of data bytes are received from a slave transmitter (see Figure 38). The transfer is initialized as in the master transmitter mode. When the start condition has been transmitted, the interrupt service routine must load S1DAT with the 7-bit slave address and the data direction bit (SLA+R). The SI bit in S1CON must then be cleared before the serial transfer can continue.

When the slave address and the data direction bit have been transmitted and an acknowledgment bit has been received, the serial interrupt flag (SI) is set again, and a number of status codes in S1STA are possible. These are 40H. 48H. or 38H for the master mode and also 68H. 78H. or B0H if the slave mode was enabled (AA = logic 1). The appropriate action to be taken for each of these status codes is detailed in Table 62. ENS1, CR1, and CR0 are not affected by the serial transfer and are not referred to in Table 62. After a repeated start condition (state 10H), SIO1 may switch to the master transmitter mode by loading S1DAT with SLA+W.

### 15.2.14.3 Slave Receiver Mode:

In the slave receiver mode, a number of data bytes are received from a master transmitter (see Figure 39). To initiate the slave receiver mode, S1ADR and S1CON must be loaded as in Table 59.

respond when addressed by a master. If the LSB (GC) is set, SIO1 will respond to the general call address (00H); otherwise it ignores the general call address.

1

CR0, CR1, and CR2 do not affect SIO1 in the slave mode. ENS1 must be set to logic 1 to enable SIO1. The AA bit must be set to enable SIO1 to acknowledge its own slave address or the general call address. STA, STO, and SI must be reset.

When S1ADR and S1CON have been initialized, SIO1 waits until it is addressed by its own slave address followed by the data direction bit which must be "0" (W) for SIO1 to operate in the slave receiver mode. After its own slave address and the W bit have been received, the serial interrupt flag (I) is set and a valid status code can be read from S1STA. This status code is used to vector to an interrupt service routine, and the appropriate action to be taken for each of these status codes is detailed in Table 63. The slave receiver mode may also be entered if arbitration is lost while SIO1 is in the master mode (see status 68H and 78H).

If the AA bit is reset during a transfer, SIO1 will return a not acknowledge (logic 1) to SDA after the next received data byte. While AA is reset, SIO1 does not respond to its own slave address or a general call address. However, the I<sup>2</sup>C bus is still monitored and address recognition may be resumed at any time by setting AA. This means that the AA bit may be used to temporarily isolate SIO1 from the I<sup>2</sup>C bus.

Fable 59       Address Register S1ADR (DBH) (address 00H)										
7	6	5	4	3	2	1	0			
Х	X X X X X X X X									
	own slave address									
Fable 60 Add	ble 60 Address Register S1CON (D8H) (address 00H)									

7	6	5	4	3	2	1	0
CR2	ENS1	STA	STO	SI	AA	CR1	CR0
Х	1	0	0	0	1	Х	Х







P8xC591

## Single-chip 8-bit microcontroller with CAN controller



P8xC591

STATUS		APPLICATION SC	FTWAR	ERES	PONSE	=	
CODE	STATUS OF THE I <sup>2</sup> C BUS AND			TO S <sup>4</sup>	CON		NEXT ACTION TAKEN BY SIO1 HARDWARE
(S1STA)	SIO1 HARDWARE	TO/FROM S1DAT	STA	STO	SI	AA	
08H	A START condition has been transmitted	Load SLA+W	X	0	0	х	SLA+W will be transmitted; ACK bit will received
10H	A repeated START	Load SLA+W or	X	0	0	Х	As above
	condition has been transmitted	Load SLA+R	X	0	0	X	SLA+W will be transmitted; SIO1 will be switched to MST/REC mode
18H	SLA+W has been transmitted; ACK has	Load data byte or	0	0	0	X	Data byte will be transmitted; ACK bit will be received been received
	been received	no S1DAT action or	1	0	0	X	Repeated START will be transmitted;
		no S1DAT action or	0	1	0	X	STOP condition will be transmitted; STO flag will be reset
		no S1DAT action	1	1	0	x	STOP condition followed by a START condition will be transmitted; STO flag will be reset
20H	SLA+W has been transmitted; NOT ACK	Load data byte or	0	0	0	Х	Data byte will be transmitted; ACK will be received
	has been received	no S1DAT action or	1	0	0	X	Repeated START will be transmitted;
		no S1DAT action or	0	1	0	X	STOP condition will be transmitted; STO flag will be reset
		no S1DAT action	1	1	0	x	STOP condition followed by a START condition will be transmitted; STO flag will be reset
28H	Data byte in S1DAT has been transmitted; ACK	Load data byte or	0	0	0	Х	Data byte will be transmitted; ACK bit will be received
	has been received	no S1DAT action or	1	0	0	X	Repeated START will be transmitted;
		no S1DAT action or	0	1	0	X	STOP condition will be transmitted; STO flag will be reset
		no S1DAT action	1	1	0	X	STOP condition followed by a START condition will be transmitted; STO flag will be reset
30H	Data byte in S1DAT has been transmitted; NOT	Load data byte or	0	0	0	X	Data byte will be transmitted; ACK bit will be received
	ACK has been received	no S1DAT action or	1	0	0	X	Repeated START will be transmitted;
		no S1DAT action or	0	1	0	X	STOP condition will be transmitted; STO flag will be reset
		no S1DAT action	1	1	0	X	STOP condition followed by a START condition will be transmitted; STO flag will be reset
38H	Arbitration lost in SLA+R/W or Data bytes	No S1DAT action or	0	0	0	Х	I <sup>2</sup> C bus will be released; not addressed slave will be entered
		No S1DAT action	1	0	0	X	A START condition will be transmitted when the bus becomes free

### Table 61 Master Transmitter Mode

P8xC591

STATUS	STATUS OF THE	APPLICATION SC	OFTWAR	RE RES	PONS	E	
CODE	I <sup>2</sup> C BUS AND			TO S1	CON		NEXT ACTION TAKEN BY SIO1 HARDWARE
(S1STA)	SIO1 HARDWARE	TO/FROM S1DAT	STA	STO	SI	AA	
08H	A START condition has been transmitted	Load SLA+WR	X	0	0	Х	SLA+R will be transmitted; ACK bit will be received
10H	A repeated START	Load SLA+R or	Х	0	0	X	As above
	condition has been transmitted	Load SLA+W	X	0	0	X	SLA+W will be transmitted; SIO1 will be switched to MST/TRX mode
38H	Arbitration lost in NOT ACK bit	no S1DAT action or	0	0	0	X	I <sup>2</sup> C bus will be released; SIO1 will enter a slave mode
		no S1DAT action	1	0	0	X	A START condition will be transmitted when the bus becomes free
40H	SLA+R has been transmitted; ACK has	no S1DAT action or	0	0	0	0	Data byte will be received; NOT ACK bit will be returned
	been received	no S1DAT action	0	0	0	1	Data byte will be received; ACK bit will be returned
48H	SLA+R has been transmitted; NOT ACK	no S1DAT action or	1	0	0	X	Repeated START condition will be transmitted
	has been received	no S1DAT action or	0	1	0	X	STOP condition will be transmitted; STO flag will be reset
		no S1DAT action	1	1	0	x	STOP condition followed by a START condition will be transmitted; STO flag will be reset
50H	Data byte has been received; NOT ACK has	Read data byte or	0	0	0	0	Data byte will be received; NOT ACK bit will be returned
	been returned	read data byte	0	0	0	1	Data byte will be received; ACK bit will be returned
58H	Data byte has been received; ACK has been	Read data byte or	1	0	0	Х	Repeated START condition will be transmitted
	returned	read data byte or	0	1	0	x	STOP condition will be transmitted; STO flag will be reset
		read data byte	1	1	0	X	STOP condition followed by a START condition will be transmitted; STO flag will be reset

### Table 62 Master Receiver Mode

P8xC591

STATUS	STATUS OF THE	APPLICATION SC	OFTWA	RE RES	PONS	E		
CODE	I <sup>2</sup> C BUS AND			TO S1	ICON		NEXT ACTION TAKEN BY SIO1 HARDWARE	
(S1STA)	SIO1 HARDWARE	TO/FROM S1DAT	STA	STO	SI	AA	]	
60H	Own SLA+W has been received; ACK has been	No S1DAT action or	X	0	0	0	Data byte will be received and NOT ACK will be returned	
	returned	no S1DAT action	X	0	0	1	Data byte will be received and ACK will be returned	
68H	Arbitration lost in SLA+R/W as master;	No S1DAT action or	X	0	0	0	Data byte will be received and NOT ACK will be returned	
	Own SLA+W has been received, ACK returned	no S1DAT action	X	0	0	1	Data byte will be received and ACK will be returned	
70H	General call address (00H) has been	No S1DAT action or	X	0	0	0	Data byte will be received and NOT ACK will be returned	
	received; ACK has been returned	no S1DAT action	X	0	0	1	Data byte will be received and ACK will be returned	
78H	Arbitration lost in SLA+R/W as master;	No S1DAT action or	X	0	0	0	Data byte will be received and NOT ACK will be returned	
	General call address has been received, ACK has been returned	no S1DAT action	X	0	0	1	Data byte will be received and ACK will be returned	
80H	Previously addressed with own SLV address;	Read data byte or	X	0	0	0	Data byte will be received and NOT ACK will be returned	
	DATA has been received; ACK has been returned	read data byte	X	0	0	1	Data byte will be received and ACK will be returned	
88H	Previously addressed with own SLA; DATA byte has been received;	Read data byte or	0	0	0	0	Switched to not addressed SLV mode; no recognition of own SLA or General call address	
	NOT ACK has been returned	read data byte or	0	0	0	1	Switched to not addressed SLV mode; Own SLA will be recognized; General call address will be recognized if S1ADR.0 = logic 1	
		read data byte or	1	0	0	0	Switched to not addressed SLV mode; nor recognition of own SLA or General call address. A START condition will be transmitted when the bus becomes free	
		read data byte	1	0	0	1	Switched to not addressed SLV mode; Own SLA will be recognized; General cal address will be recognized if S1ADR.0 = logic 1. A START condition will be transmitted when the bus becomes free.	
90H	Previously addressed with General Call; DATA	Read data byte or	X	0	0	0	Data byte will be received and NOT ACK will be returned	
	byte has been received; ACK has been returned	read data byte	X	0	0	1	Data byte will be received and ACK will be returned	

### Table 63 Slave Receiver Mode

STATUS	STATUS OF THE	APPLICATION SC	FTWA	RERES	PONS	E	
CODE	I <sup>2</sup> C BUS AND			TO S1	CON		NEXT ACTION TAKEN BY SIO1 HARDWARE
(S1STA)	SIO1 HARDWARE	TO/FROM S1DAT	STA	STO	SI	AA	
98H	Previously addressed with General Call; DATA byte has been received;	Read data byte or	0	0	0	0	Switched to not addressed SLV mode; no recognition of own SLA or General call address
	NOT ACK has been returned	read data byte or	0	0	0	1	Switched to not addressed SLV mode; Own SLA will be recognized; General call address will be recognized if S1ADR.0 = logic 1
		read data byte or	1	0	0	0	Switched to not addressed SLV mode; no recognition of own SLA or General call address. A START condition will be transmitted when the bus becomes free
		read data byte	1	0	0	1	Switched to not addressed SLV mode; Own SLA will be recognized; General call address will be recognized if S1ADR.0 = logic 1. A START condition will be transmitted when the bus becomes free.
A0H	A STOP condition or repeated START condition has been	No STDAT action or	0	0	0	0	Switched to not addressed SLV mode; no recognition of own SLA or General call address
	received while still addressed as SLV/REC or SLV/TRX	No STDAT action or	0	0	0	1	Switched to not addressed SLV mode; Own SLA will be recognized; General call address will be recognized if S1ADR.0 = logic 1
		No STDAT action or	1	0	0	0	Switched to not addressed SLV mode; no recognition of own SLA or General call address. A START condition will be transmitted when the bus becomes free
		No STDAT action	1	0	0	1	Switched to not addressed SLV mode; Own SLA will be recognized; General call address will be recognized if S1ADR.0 = logic 1. A START condition will be transmitted when the bus becomes free.

P8xC591

OTATUO		APPLICATION SOFTWARE RESPONSE					
STATUS CODE	STATUS OF THE I <sup>2</sup> C BUS AND	TO/FROM S1DAT		TO S1	CON		NEXT ACTION TAKEN BY SIO1 HARDWARE
(S1STA)	SIO1 HARDWARE	TO/FROM STDAT	STA	STO	SI	AA	
A8H	Own SLA+R has been received; ACK has been	Load data byte or	X	0	0	0	Last data byte will be transmitted and ACK bit will be received
	returned	load data byte	X	0	0	1	Data byte will be transmitted; ACK will be received
B0H	Arbitration lost in SLA+R/W as master;	Load data byte or	X	0	0	0	Last data byte will be transmitted and ACK bit will be received
	Own SLA+R has been received, ACK has been returned	load data byte	X	0	0	1	Data byte will be transmitted; ACK bit will be received
B8H	Data byte in S1DAT has been transmitted; ACK	Load data byte or	X	0	0	0	Last data byte will be transmitted and ACK bit will be received
	has been received	load data byte	X	0	0	1	Data byte will be transmitted; ACK bit will be received
C0H	Data byte in S1DAT has been transmitted; NOT ACK has been received	No S1DAT action or	0	0	0	0	Switched to not addressed SLV mode; no recognition of own SLA or General call address
		no S1DAT action or	0	0	0	1	Switched to not addressed SLV mode; Own SLA will be recognized; General call address will be recognized if S1ADR.0 = logic 1
		no S1DAT action or	1	0	0	0	Switched to not addressed SLV mode; no recognition of own SLA or General call address. A START condition will be transmitted when the bus becomes free
		no S1DAT action	1	0	0	1	Switched to not addressed SLV mode; Own SLA will be recognized; General call address will be recognized if S1ADR.0 = logic 1. A START condition will be transmitted when the bus becomes free.
C8H	Last data byte in S1DAT has been transmitted (AA = 0); ACK has been	No S1DAT action or	0	0	0	0	Switched to not addressed SLV mode; no recognition of own SLA or General call address
	received	no S1DAT action or	0	0	0	1	Switched to not addressed SLV mode; Own SLA will be recognized; General call address will be recognized if S1ADR.0 = logic 1
		no S1DAT action or	1	0	0	0	Switched to not addressed SLV mode; no recognition of own SLA or General call address. A START condition will be transmitted when the bus becomes free
		no S1DAT action	1	0	0	1	Switched to not addressed SLV mode; Own SLA will be recognized; General call address will be recognized if S1ADR.0 = logic 1. A START condition will be transmitted when the bus becomes free.

### Table 64 Slave Transmitter Mode

## P8xC591

 Table 65
 Miscellaneous States

STATUS	STATUS OF THE I <sup>2</sup> C BUS AND SIO1 HARDWARE	APPLICATION SC	FTWAF	RERES			
CODE (S1STA)		TO/FROM S1DAT	TO S1CON				NEXT ACTION TAKEN BY SIO1 HARDWARE
			STA	ѕто	SI	AA	
F8H	No relevant state information available; SI = 0	No S1DAT action	No S1CON action				Wait or proceed current transfer
00H	Bus error during MST or selected slave modes, due to an illegal START or STOP condition. State 00H can also occur when interference causes SIO1 to enter an undefined state.	No S1DAT action	0	1	0	X	Only the internal hardware is affected in the MST or addressed SLV modes. In all cases, the bus is released and SIO1 is switched to the not addressed SLV mode. STO is reset.

### P8xC591

### 15.2.14.4 Slave Transmitter Mode

In the slave transmitter mode, a number of data bytes are transmitted to a master receiver (see Figure 40). Data transfer is initialized as in the slave receiver mode. When S1ADR and S1CON have been initialized, SIO1 waits until it is addressed by its own slave address followed by the data direction bit which must be "1" (R) for SIO1 to operate in the slave transmitter mode. After its own slave address and the R bit have been received, the serial interrupt flag (SI) is set and a valid status code can be read from S1STA. This status code is used to vector to an interrupt service routine, and the appropriate action to be taken for each of these status codes is detailed in Table 64. The slave transmitter mode may also be entered if arbitration is lost while SIO1 is in the master mode (see state B0H).

If the AA bit is reset during a transfer, SIO1 will transmit the last byte of the transfer and enter state C0H or C8H. SIO1 is switched to the not addressed slave mode and will ignore the master receiver if it continues the transfer. Thus the master receiver receives all 1s as serial data. While AA is reset, SIO1 does not respond to its own slave address or a general call address. However, the I<sup>2</sup>C bus is still monitored, and address recognition may be resumed at any time by setting AA. This means that the AA bit may be used to temporarily isolate SIO1 from the I<sup>2</sup>C bus.

### 15.2.14.5 Miscellaneous States

There are two S1STA codes that do not correspond to a defined SIO1 hardware state (see Table 65). These are discussed below.

#### S1STA = F8H:

This status code indicates that no relevant information is available because the serial interrupt flag, SI, is not yet set. This occurs between other states and when SIO1 is not involved in a serial transfer.

#### S1STA = 00H:

This status code indicates that a bus error has occurred during an SIO1 serial transfer. A bus error is caused when a START or STOP condition occurs at an illegal position in the format frame. Examples of such illegal positions are during the serial transfer of an address byte, a data byte, or an acknowledge bit. A bus error may also be caused when external interference disturbs the internal SIO1 signals. When a bus error occurs, SI is set. To recover from a bus error, the STO flag must be set and SI must be cleared. This causes SIO1 to enter the not addressed slave mode (a defined state) and to clear the STO flag (no other bits in S1CON are affected). The SDA and SCL lines are released (a STOP condition is not transmitted).

#### 15.2.15 SOME SPECIAL CASES

The SIO1 hardware has facilities to handle the following special cases that may occur during a serial transfer:

Simultaneous Repeated START Conditions from Two Masters.

A repeated START condition may be generated in the master transmitter or master receiver modes. A special case occurs if another master simultaneously generates a repeated START condition (see Figure 41). Until this occurs, arbitration is not lost by either master since they were both transmitting the same data. If the SIO1 hardware detects a repeated START condition on the I<sup>2</sup>C bus before generating a repeated START condition itself, it will release the bus, and no interrupt request is generated. If another master frees the bus by generating a STOP condition, SIO1 will transmit a normal START condition (state 08H), and a retry of the total serial data transfer can commence.

#### 15.2.15.1 Data Transfer after loss of Arbitration

Arbitration may be lost in the master transmitter and master receiver modes (see Figure 33). Loss of arbitration is indicated by the following states in S1STA; 38H, 68H, 78H, and B0H (see Figures 37 and 38).

If the STA flag in S1CON is set by the routines which service these states, then, if the bus is free again, a START condition (state 08H) is transmitted without intervention by the CPU, and a retry of the total serial transfer can commence.

### 15.2.15.2 Forced Access to the I<sup>2</sup>C bus

In some applications, it may be possible for an uncontrolled source to cause a bus hang-up. In such situations, the problem may be caused by interference, temporary interruption of the bus or a temporary short-circuit between SDA and SCL.

If an uncontrolled source generates a superfluous START or masks a STOP condition, then the I<sup>2</sup>C bus stays busy indefinitely. If the STA flag is set and bus access is not obtained within a reasonable amount of time, then a forced access to the I<sup>2</sup>C bus is possible. This is achieved by setting the STO flag while the STA flag is still set. No STOP condition is transmitted. The SIO1 hardware behaves as if a STOP condition was received and is able to transmit a START condition. The STO flag is cleared by hardware (see Figure 42).





## P8xC591

**Preliminary Specification** 

#### 15.2.15.3 I<sup>2</sup>C bus obstructed by a low level on SCL and SDA

An I<sup>2</sup>C bus hang-up occurs if SDA or SCL is pulled LOW by an uncontrolled source. If the SCL line is obstructed (pulled LOW) by a device on the bus, no further serial transfer is possible, and the SIO1 hardware cannot resolve this type of problem. When this occurs, the problem must be resolved by the device that is pulling the SCL bus line LOW.

If the SDA line is obstructed by another device on the bus (e.g., a slave device out of bit synchronization), the problem can be solved by transmitting additional clock pulses on the SCL line (see Figure 43). The SIO1 hardware transmits additional clock pulses when the STA flag is set, but no START condition can be generated because the SDA line is pulled LOW while the I<sup>2</sup>C bus is considered free.

The SIO1 hardware attempts to generate a START condition after every two additional clock pulses on the SCL line. When the SDA line is eventually released, a normal START condition is transmitted, state 08H is entered, and the serial transfer continues.

If a forced bus access occurs or a repeated START condition is transmitted while SDA is obstructed (pulled LOW), the SIO1 hardware performs the same action as described above. In each case, state 08H is entered after a successful START condition is transmitted and normal serial transfer continues. Note that the CPU is not involved in solving these bus hang-up problems.

### 15.2.15.4 Bus error

A bus error occurs when a START or STOP condition is present at an illegal position in the format frame. Examples of illegal positions are during the serial transfer of an address byte, a data or an acknowledge bit.

The SIO1 hardware only reacts to a bus error when it is involved in a serial transfer either as a master or an addressed slave. When a bus error is detected, SIO1 immediately switches to the not addressed slave mode, releases the SDA and SCL lines, sets the interrupt flag, and loads the status register with 00H. This status code may be used to vector to a service routine which either attempts the aborted serial transfer again or simply recovers from the error condition as shown in Table 65.



99

### P8xC591

### 15.3 Software Examples of SIO1 Service Routines

This section consists of a software example for:

- Initialization of SIO1 after a RESET
- Entering the SIO1 interrupt routine
- The 26 state service routines for the
  - Master transmitter mode
  - Master receiver mode
  - Slave receiver mode
  - Slave transmitter mode

#### 15.3.1 INITIALIZATION

In the initialization routine, SIO1 is enabled for both master and slave modes. For each mode, a number of bytes of internal data RAM are allocated to the SIO to act as either a transmission or reception buffer. In this example, 8 bytes of internal data RAM are reserved for different purposes. The data memory map is shown in Figure 44. The initialization routine performs the following functions:

- S1ADR is loaded with the parts own slave address and the general call bit (GC)
- P1.6 and P1.7 bit latches are loaded with logic 1s
- RAM location HADD is loaded with the high-order address byte of the service routines
- The SIO1 interrupt enable and interrupt priority bits are set
- The slave mode is enabled by simultaneously setting the ENS1 and AA bits in S1CON and the serial clock frequency (for master modes) is defined by loading CR0 and CR1 in S1CON. The master routines must be started in the main program.

The SIO1 hardware now begins checking the  $I^2C$  bus for its own slave address and general call. If the general call or the own slave address is detected, an interrupt is requested and S1STA is loaded with the appropriate state information. The following text describes a fast method of branching to the appropriate service routine.

### 15.3.2 SIO1 INTERRUPT ROUTINE

When the SIO1 interrupt is entered, the PSW is first pushed on the stack. Then S1STA and HADD (loaded with the high-order address byte of the 26 service routines by the initialization routine) are pushed on to the stack. S1STA contains a status code which is the lower byte of one of the 26 service routines. The next instruction is RET, which is the return from subroutine instruction. When this instruction is executed, the high and low order address bytes are popped from stack and loaded into the program counter.

The next instruction to be executed is the first instruction of the state service routine. Seven bytes of program code (which execute in eight machine cycles) are required to branch to one of the 26 state service routines.

SI	PUSH	PSW	Save PSW
	PUSH	S1STA	Push status code (low order address byte)
	PUSH	HADD	Push high order address byte
	RET		Jump to state service routine

The state service routines are located in a 256-byte page of program memory. The location of this page is defined in the initialization routine. The page can be located anywhere in program memory by loading data RAM register HADD with the page number. Page 01 is chosen in this example, and the service routines are located between addresses 0100H and 01FFH.

#### 15.3.3 THE STATE SERVICE ROUTINE

The state service routines are located 8 bytes from each other. Eight bytes of code are sufficient for most of the service routines. A few of the routines require more than 8 bytes and have to jump to other locations to obtain more bytes of code. Each state routine is part of the SIO1 interrupt routine and handles one of the 26 states. It ends with a RETI instruction which causes a return to the main program.



In the slave receiver mode, a maximum of 8 received data bytes can be stored in the internal data RAM. A maximum of 8 bytes ensures that other RAM locations are not overwritten if a master sends more bytes. If more than 8 bytes are transmitted, a not acknowledge is returned, and SIO1 enters the not addressed slave receiver mode. A maximum of one received data byte can be stored in the internal data RAM after a general call address is detected. If more than one byte is transmitted, a not acknowledge is returned and SIO1 enters the not addressed slave receiver mode.

In the slave transmitter mode, data to be transmitted is obtained from the same locations in the internal data RAM that were previously loaded by the main program. After a not acknowledge has been returned by a master receiver device, SIO1 enters the not addressed slave mode.

### 15.3.6 Adapting The Software For Different Applications

The following software example shows the typical structure of the interrupt routine including the 26 state service routines and may be used as a base for user applications. If one or more of the four modes are not used, the associated state service routines may be removed but, care should be taken that a deleted routine can never be invoked.

This example does not include any time-out routines. In the slave modes, time-out routines are not very useful since, in these modes, SIO1 behaves essentially as a passive device. In the master modes, an internal timer may be used to cause a time-out if a serial transfer is not complete after a defined period of time. This time period is defined by the system connected to the I<sup>2</sup>C bus.

### 15.3.4 MASTER TRANSMITTER AND MASTER RECEIVER MODES

The master mode is entered in the main program. To enter the master transmitter mode, the main program must first load the internal data RAM with the slave address, data bytes, and the number of data bytes to be transmitted. To enter the master receiver mode, the main program must first load the internal data RAM with the slave address and the number of data bytes to be received. The R/W bit determines whether SIO1 operates in the master transmitter or master receiver mode.

Master mode operation commences when the STA bit in S1CION is set by the SETB instruction and data transfer is controlled by the master state service routines in accordance with Table 61, Table 62, Figure 37 and Figure 38. In the example below, 4 bytes are transferred. There is no repeated START condition. In the event of lost arbitration, the transfer is restarted when the bus becomes free. If a bus error occurs, the I<sup>2</sup>C bus is released and SIO1 enters the not selected slave receiver mode. If a slave device returns a not acknowledge, a STOP condition is generated.

A repeated START condition can be included in the serial transfer if the STA flag is set instead of the STO flag in the state service routines vectored to by status codes 28H and 58H. Additional software must be written to determine which data is transferred after a repeated START condition.

### 15.3.5 SLAVE TRANSMITTER AND SLAVE RECEIVER MODES

After initialization, SIO1 continually tests the I<sup>2</sup>C bus and branches to one of the slave state service routines if it detects its own slave address or the general call address (see Table 63, Table 64, Figure 39, and Figure 40). If arbitration was lost while in the master mode, the master mode is restarted after the current transfer. If a bus error occurs, the I<sup>2</sup>C bus is released and SIO1 enters the not selected slave receiver mode.

P8xC591

**Preliminary Specification** 

P8xC591

### SI01 EQUATE LIST

LOC	OBJ	SOURCE							
		! LOCATIONS	OF THE SI01 SPECIAL FUNCTION RE	GISTERS!					
00D8		S1CON	-0xd8						
00D9		S1STA	-0xd9						
00DA		S1DAT	-0xda						
00DB		S1ADR	-0xdb						
00A8		IEN0	-0xa8						
00B8		IP0	02b8						
		! BIT LOCATIO	NS						
00DD		STA	-0xdd	! STA bit	in S1CON				
00BD		SI01HP	-0xbd	! IP0, SI0	01 Priority bit				
		[*************************************							
			DATA TO WRITE INTO REGISTER S1C		******				
00D5		ENS1_NOTSTA	_STO_NOTSI_AA_CR0	-0xd5	! Generates STOP				
					! (CR0 = 100kHz @ f <sub>OSC</sub> = ! 6 MHz)				
00C5		ENS1_NOTSTA	A_NOTSTO_NOTSI_AA_CR0	-0xc5	! Releases BUS and ACK !				
00C1		ENS1_NOTSTA	_NOTSTO_NOTSI_NOTAA_CR0	-0xc1	! Releases BUS and				
00E5		ENIST STA NO	DTSTO_NOTSI_AA_CR0	-0xe5	! NOT ACK ! Releases BUS and set				
0023				-0,65	! STA				
		! GENERAL IM	MEDIATE DATA						
0031		OWNSLA	-0x31		A+General Call				
0040			0.420		e written into S1ADR				
00A0		ENSI01	-0xa0		1, enable SIO1 interrupt e written into IEN0				
0001		PAG1	-0x01		AG1 as HADD				
0001 00C0		SLAW	-0xc0		to be transmitted				
00C0		SLAR	-0xc1	-	to be transmitted				
00018		SELRB3	-0x18	-	Register Bank 3				
0010		JELINDS	0.10	: 361661	Cogister Darik S				

LOC	OBJ	SOURC	E			
		*******	*******	*****	*******	***************************************
				DATA RAM	*****	*****
0030		MTD		-0x30		! MST/TRX/DATA base address
0038		MRD		-0x38		! MST/REC/DATA base address
0040		SRD		-0x40		! SLV/REC/DATA base address
0048		STD		-0x48		! SLV/TRX/DATA base address
0010		0.2		0.110		
0053		BACKU	Р	-0x53		! Backup from NUMBYTMST
		2,10110		0.000		! To restore NUMBYTMST in case
						! of an Arbitration Loss.
0052		NUMBY	тмет	-0x52		! Number of bytes to transmit
0032		NOMBT		0,02		! or receive as MST.
0051		SLA		-0x51		! Contains SLA+R/W to be
0051		SLA		-0201		! transmitted.
0050				-0x50		
0050		HADD		-0x50		! High Address byte for STATE Of
						! till STATE 25.
		i i			***************************************	***************************************
			LIZATION		ace as slave receiver or slave t	ransmitter and start a MASTER TRANSMIT
					ion. 4 bytes will be transmitted	
						***************************************
		.sect	strt			
		.base	0x00			
0000	4100			ajmp	INIT	! RESET
		.sect	initial			
		.base	0x200			
0200	75DB31	INIT:		mov	S1ADR,#OWNSLA	! Load own SLA + enable
						! general call recognition
0203	D296			setb	P1(6)	! P1.6 High level.
0205	D297			setb	P1(7)	! P1.7 High level.
0207	755001			mov	HADD,#PAG1	
0207 020A	43A8A0			orl	IEN0,#ENSI01	! Enable SI01 interrupt
020A	C2BD			clr	SI01HP	! SI01 interrupt low priority
020E	75D8C5			mov	S1CON, #ENS1_NOTSTA_N	
0201	750605			mov	STOON, #ENST_NOTSTA_N	! Initialize SLV funct.
				TRANSMIT F		***************************************
						***************************************
0212	755204			mov	NUMBYTMST,#0x4	! Transmit 4 bytes.
0215	7551C0			mov	SLA,#SLAW	! SLA+W, Transmit funct.
0218	D2DD			setb	STA	! set STA in S1CON!
0210	0200	******	******			*****
				RECEIVE FU		
						*********************
021A	755204			mov	NUMBYTMST,#0x4	! Receive 4 bytes.
021/C	7551C1			mov	SLA,#SLAR	! SLA+R, Receive funct.
0210	D2DD			setb	STA	! set STA in S1CON
0220	0200			3610		

LOC	OBJ	SOURC	E					
		I*************************************						
		.sect	intvec			! SI01 interrupt vector		
		.base	0x00					
		! S1STA	and HADE	) are pushe	d onto the stack.			
		! They se	erve as ret	urn address	for the RET instruction.			
					Program Counter to address subroutine.	HADD,		
002B	C0D0			push	psw	! save psw		
002D	C0D9			push	S1STA			
002F	C050			push	HADD			
0031	22			ret		! JMP to address HAD	D,S1STA.	
		! ACTIO		s. STO reset.				
		.sect	st0					
0400	750005	.base	0x100					
0100	75D8D5			mov	51CON,#ENS1_NOT5	TA_STO_NOTSI_AA_CR0	! clr SI ! set STO,AA	
0103	D0D0			рор	psw		! Set 510,AA	
0105	32			reti	P.0.1			
		Image: Provide the state of the state o						
		! ACTIOI !	N : SLA+R	/W are trans	smitted, ACK bit is received.!			
		.sect .base	mts8 0x108					
0108	8551DA		0,100	mov	S1DAT,SLA	! Load SLA+R/W		
010B	75D8C5			mov	·	TA_NOTSTO_NOTSI_AA_CR0		

LOC	OBJ	SOURCE					
		!					
		.sect mts1 .base 0x11	-				
0110	8551DA	.base 0x11		S1DAT,SLA	! Load SLA+R/W		
0110	75D8C5		mov mov	S1CON,#ENS1_NOTSTA_N			
0113	750605		mov	STCON,#ENST_NOTSTA_N	clr Sl		
010E	01A0		ajmp	INITBASE1			
OTOL	UIAU	.sect ibase					
		.base 0xa0					
00A0	75D018	INITBASE1:					
00A0 00A3	7930	INIT DAGET.	mov	psw,#SELRB3			
00A3 00A5	7838		mov	r1,#MTD			
			mov	r0,#MRD			
00A7	855253		mov	BACKUP,NUMBYTMST	! Save initial value		
00AA	D0D0		pop	psw			
00AC	32		reti		******		
		· !STATE :18, F ACTION:First	Previous state v DATA is transm	hitted, ACK bit is received.	V have been transmitted, ACK been received. !		
		.sect mts1			dC		
		.base 0x11	-				
0118	75D018	.5430 0711	mov	psw,#SELRB3			
011B	87DA		mov	S1DAT,@r1			
011D	01B5		ajmp	CON			
UTID	0105	l					
		· !STATE :20, \$ !ACTION:Trar	SLA+W have b smit STOP co	een transmitted, NOT ACK has be	een received		
		•					
		.sect mts2					
		.base 0x12	20				
0120	75D8D5		mov	S1CON,#ENS1_NOTSTA_S			
					! set STO, clr SI		
0123	D0D0		рор	psw			
0125	32		reti				

LOC	OBJ	SOURCE					
		<ul> <li>STATE : 28, DATA of S1DAT have been transmitted, ACK received.</li> <li>ACTION : If Transmitted DATA is last DATA then transmit a STOP condition, else transmit next DATA.</li> </ul>					
			s28 128				
0128	D55285	.base 0x	djnz	NUMBYTMST, NOTLDAT1 ! JMP if NOT last DATA			
0128 012B	75D8D5		mov	S1CON,#ENS1_NOTEDATI			
0128	100000		mov	! cir Si, set AA			
012E	01B9		ajmp	RETmt			
		.sect mt	s28sb				
		.base 0x	0b0				
00B0	75D018	NOTLDAT1:	mov	psw,#SELRB3			
00B3	87DA		mov	S1DAT,@r1			
00B5	75D8C5	CON:	mov	S1CON,#ENS1_NOTSTA_NOTSTO_NOTSI_AA_CR0			
				! cir SI, set AA			
00B8	09		inc	r1			
00B9	D0D0	RETmt :	рор	psw			
00BB	32		reti				
			), DATA of S1DAT ansmit a STOP c	have been transmitted, NOT ACK received. condition.			
			s30 130				
0130	75D8D5		mov	S1CON,#ENS1_NOTSTA_STO_NOTSI_AA_CR0			
				! set STO, clr SI			
0133	D0D0		рор	psw			
0135	32		reti!				
		! ACTION : B ! t	us is released, no ransmitted when	in SLA+W or DATA. ot addressed SLV mode is entered. A new START condition is the IIC bus is free again.!			
		.sect mt	s38				
			138				
0138	75D8E5		mov	S1CON,#ENS1_STA_NOTSTO_NOTSI_AA_CR0			
013B	855352		mov	NUMBYTMST,BACKUP			
013E	01B9		ajmp	RETmt			
		! MASTER R	ECEIVER STATE	E SERVICE ROUTINES			
		! STATE : 40 ! ACTION : D !	), Previous state v	was STATE 08 or STATE 10, SLA+R have been transmitted, ACK received. ved, ACK returned.			
		.base 0x	140				
0140	75D8C5		mov	S1CON,#ENS1_NOTSTA_NOTSTO_NOTSI_AA_CR0			
<b></b>	B (			! clr STA, STO, SI set AA			
0143	D0D0		pop	psw			
	32		reti				
0000 1				407			

LOC	OBJ	SOURC	E					
		! ! STATE : 48, SLA+R have been transmitted, NOT ACK received. ! ACTION : STOP condition will be generated.						
		.sect .base	mts48 0x148					
0148	75D8D5	STOP:		mov	S1CON,#ENS1_NOTS	TA_STO_NOTSI_AA_CR0 ! set STO, clr SI		
014B 014D	D0D0 32			pop reti	psw			
		! STATE ! ACTIO !	N : Read I else A		n received, ACK returned. AT. DATA will be received, if eturned.	DATA will be received, if it is last DATA then NOT ACK will be returned		
		.sect	mrs50					
0450	750040	.base	0x150					
0150	75D018			mov	psw,#SELRB3	Deed received DATA		
0153 0155	A6DA 01C0			mov	@r0,S1DAT REC1	! Read received DATA		
0155	0100	cont	mrs50s	ajmp	REGI			
		.sect .base	0xc0					
		.Dase	UXCU					
00C0	D55205	REC1:		djnz	NUMBYTMST,NOTLDA	NT2		
00C3	75D8C1			mov		STA_NOTSTO_NOTSI_NOTAA_CR0		
					· · · · , · · <u>-</u> · ·	! clr SI,AA		
00C6	8003			sjmp	RETmr			
00C8	75D8C5	NOTLDA	AT2:	mov	S1CON,#ENS1_NOTSTA_NOTSTO_NOTSI_AA_CR0			
						! clr SI, set AA		
00CB	08	RETmr:		inc	rO			
00CC	D0D0			рор	psw			
00CE	32			reti				
		!						
		.base	0x158					
0158	75D018			mov	psw,#SELRB3			
015B	A6DA			mov	@R0,S1DAT			
015D	80E9			sjmp	STOP			
LOC	OBJ	SOURCE						
------	--------	-----------------------	---	---	--	--	--	
		!****	****	******	****************			
					*******			
		·						
		•		ave been received, ACK returned				
		! ACTION	: DATA will be recMA	ASTER STATE SERVICE ROUTIN	NESeived and ACK returned.			
		.sect	srs60					
		.base	0x160					
0160	75D8C5		mov	S1CON,#ENS1_NOTSTA_N	NOTSTO_NOTSI_AA_CR0			
					! clr SI, set AA			
0163	75D018		mov	psw,#SELRB3				
0166	01D0		ajmp	INITSRD				
		.sect	insrd					
		.base	0xd0					
00D0	7840	INITSRD:	mov	r0,#SRD				
00D2	7908		mov	r1,#8				
00D4	D0D0		рор	psw				
00D6	32		reti					
0168	75D8E5	! · .sect		S1CON,#ENS1_STA_NOTS				
016B	75D018		mov	psw,#SELRB3				
016E	01D0		ajmp	INITSRD				
OTOL	0100	i.	, ,					
		! STATE : ! ACTION	70, General call has DATA will be receiv	s been received, ACK returned. /ed and ACK returned.				
		.sect	srs70					
			0x170					
0170	75D8C5		mov	S1CON,#ENS1_NOTSTA_N	NOTSTO NOTSI AA CRO			
					! clr SI, set AA			
0173	75D018		mov	psw,#SELRB3	! Initialize SRD counter			
0176	01D0		ajmp	initsrd				
			78, Arbitration lost i		I has been received, ACK returned. to restart MST mode after the bus is free again.			
		.sect	srs78					
			0x178					
0178	75D8E5		mov	S1CON,#ENS1_STA_NOTS	STO_NOTSI_AA_CR0			
017B	75D018		mov	psw,#SELRB3	! Initialize SRD counter			
017E	01D0		ajmp	INITSRD				
			~Jb					

	OBJ	SOURC	E				
		<ul> <li>!STATE : 80, Previously addressed with own SLA. DATA received, ACK returned.</li> <li>!ACTION : Read DATA.</li> <li>!IF received DATA was the last</li> <li>!THEN superfluous DATA will be received and NOT ACK returned</li> <li>!ELSE next DATA will be received and ACK returned.!</li> </ul>					
		.sect	srs80				
		.base	0x180				
0180	75D018			mov	psw,#SELRB3		
0183	A6DA			mov	@r0,S1DAT	! Read received DATA	
0185	01D8			ajmp	REC2		
		.sect	srs80s				
		.base	0xd8				
00D8	D906	REC2:		djnz	r1,NOTLDAT3		
DODA	75D8C1	LDAT:		mov	S1CON,#ENS1_NOTSTA	A_NOTSTO_NOTSI_NOTAA_CR0 !clr SI,AA	
DODD	D0D0			рор	psw		
00DF	32			reti			
00E0	75D8C5	NOTLDA	<b>T</b> 3:	mov	S1CON,#ENS1_NOTST/	A_NOTSTO_NOTSI_AA_CR0 !clr SI, set AA	
00E3	08			inc	rO		
00E4	D0D0	RETsr:		рор	psw		
00E4 00E6	D0D0 32			reti			
		! ! STATE	: 88, Prev N : No save Recogn	reti viously addr e of DATA, E ition of own	psw essed with own SLA. DATA rec Inter NOT addressed SLV mod SLA. General call recognized,	ceived NOT ACK returned. de. , if S1ADR. 01.!	
		! ! STATE ! ACTION !	: 88, Prev N : No save Recogn	reti viously addr e of DATA, E ition of own	essed with own SLA. DATA rec Inter NOT addressed SLV moo SLA. General call recognized,	ceived NOT ACK returned. de. , if S1ADR. 01.!	
00E6		! ! STATE ! ACTION ! !	: 88, Pre\ N : No save Recogn srs88	reti viously addr e of DATA, E ition of own	essed with own SLA. DATA rec Inter NOT addressed SLV moo SLA. General call recognized,	ceived NOT ACK returned. de. , if S1ADR. 01.! A_NOTSTO_NOTSI_AA_CR0	
00E6 0188	32	! ! STATE ! ACTION ! !	: 88, Pre\ N : No save Recogn srs88	reti viously addr e of DATA, E ition of own	essed with own SLA. DATA rec Inter NOT addressed SLV moo SLA. General call recognized,	ceived NOT ACK returned. de. , if S1ADR. 01.!	
	32 75D8C5	! STATE ! ACTION ! .sect .base ! STATE ! ACTION ! !	: 88, Prev N : No save Recogn srs88 0x188 : 90, Prev N : Read D After Ge will be r DATA w	reti viously addr e of DATA, E iition of own mov ajmp viously addr DATA. eneral call o received with ill be received	essed with own SLA. DATA rec Enter NOT addressed SLV mod SLA. General call recognized, S1CON,#ENS1_NOTST/ RETsr	ceived NOT ACK returned. de. , if S1ADR. 01.! A_NOTSTO_NOTSI_AA_CR0 ! clr SI, set AA has been received, ACK has been returned.	
00E6 0188	32 75D8C5	! STATE ! ACTION ! .sect .base ! STATE ! ACTION ! ! .sect	: 88, Prev N : No save Recogn srs88 0x188 0x188 : 90, Prev N : Read D After Ge will be r DATA w srs90	reti viously addr e of DATA, E iition of own mov ajmp viously addr DATA. eneral call o received with ill be received	essed with own SLA. DATA rec Inter NOT addressed SLV mod SLA. General call recognized, S1CON,#ENS1_NOTST/ RETsr essed with general call. DATA I why one byte will be received w h NOT ACK. ed and NOT ACK returned.	ceived NOT ACK returned. de. , if S1ADR. 01.! A_NOTSTO_NOTSI_AA_CR0 ! clr SI, set AA has been received, ACK has been returned.	
00E6 0188 018B	32 75D8C5	! STATE ! ACTION ! .sect .base ! STATE ! ACTION ! !	: 88, Prev N : No save Recogn srs88 0x188 : 90, Prev N : Read D After Ge will be r DATA w	reti viously addr e of DATA, E iition of own mov ajmp viously addr DATA. eneral call o received with ill be received	essed with own SLA. DATA rec Enter NOT addressed SLV mod SLA. General call recognized, S1CON,#ENS1_NOTST/ RETsr essed with general call. DATA I inly one byte will be received w h NOT ACK. ed and NOT ACK returned.	ceived NOT ACK returned. de. , if S1ADR. 01.! A_NOTSTO_NOTSI_AA_CR0 ! clr SI, set AA has been received, ACK has been returned.	
00E6 0188	32 75D8C5 01E4	! STATE ! ACTION ! .sect .base ! STATE ! ACTION ! ! .sect	: 88, Prev N : No save Recogn srs88 0x188 0x188 : 90, Prev N : Read D After Ge will be r DATA w srs90	reti viously addr e of DATA, E iition of own mov ajmp viously addr DATA. eneral call o received with ill be receive	essed with own SLA. DATA rec Inter NOT addressed SLV mod SLA. General call recognized, S1CON,#ENS1_NOTST/ RETsr essed with general call. DATA I why one byte will be received w h NOT ACK. ed and NOT ACK returned.	ceived NOT ACK returned. de. , if S1ADR. 01.! A_NOTSTO_NOTSI_AA_CR0 ! clr SI, set AA has been received, ACK has been returned.	

LOC	OBJ	SOURCE			
		! ! ACTION !	DATA h I : No sav Recogr	as been recei e of DATA, Er hition of own \$	essed with general call. ived, NOT ACK has been returned. iter NOT addressed SLV mode. SLA. General call recognized, if S1ADR. 01.!
		.sect	srs98		
		.base	0x198		
0198	75D8C5			mov	S1CON,#ENS1_NOTSTA_NOTSTO_NOTSI_AA_CR0 ! clr SI, set AA
019B	D0D0			рор	psw
019D	32			reti	2011
		!	: A0, A S SLV/RE I : No sav Recogr	STOP condition C or SLV/TR e of DATA, Er	on or repeated START has been received, while still addressed as X. nter NOT addressed SLV mode. SLA. General call recognized, if S1ADR. 01.
		.sect	srsA0		
		.base	0x1a0		
01A0	75D8C5			mov	S1CON,#ENS1_NOTSTA_NOTSTO_NOTSI_AA_CR0
					! clr SI, set AA
01A3	D0D0			рор	psw
01A5	32			reti	
		! SLAVE	TRANSN	IITTER STAT	E SERVICE ROUTINES
		! STATE	: A8, Ow I : DATA v	n SLA+R rece vill be transmi	eived, ACK returned. tted, A bit received.
		.sect	stsa8		
		.base	0x1a8		
01A8	8548DA			mov	S1DAT,STD ! load DATA in S1DAT
01AB	75D8C5			mov	S1CON,#ENS1_NOTSTA_NOTSTO_NOTSI_AA_CR0 ! clr SI, set AA
01AE	01E8			ajmp	INITBASE2
		.sect	ibase2		
		.base	0xe8		
00E8	75D018	INITBASI	E2:	mov	psw,#SELRB3
00EB	7948			mov	r1, #STD
00ED	09			inc	r1
00EE	D0D0			рор	psw
00F0	32			reti	

LOC OBJ SOURCE ! STATE : B0, Arbitration lost in SLA and R/W as MST. Own SLA+R received, ACK returned. ! ACTION : DATA will be transmitted, A bit received. STA is set to restart MST mode after the bus is free again. 1----. . . . . . . . . . . . . . . . . .sect sstsb0 0x1b0 .base 01B0 8548DA S1DAT,STD ! load DATA in S1DAT mov 01B3 75D8E5 S1CON,#ENS1\_STA\_NOTSTO\_NOTSI\_AA\_CR0 mov 01B6 01E8 ajmp INITBASE2 - - - - -. . . . . . . . . ! STATE : B8, DATA has been transmitted, ACK received. ! ACTION : DATA will be transmitted, ACK bit is received. 1- - stsb8 .sect 0x1b8 .base 01B8 75D018 mov psw,#SELRB3 01BB 87DA S1DAT,@r1 mov 01F8 SCON 01BD ajmp .sect scn .base 0xf8 00F8 75D8C5 SCON: S1CON,#ENS1\_NOTSTA\_NOTSTO\_NOTSI\_AA\_CR0 mov ! clr SI, set AA 00FB 09 inc r1 00FC D0D0 pop psw 00FE 32 reti 1----- - - - - - -\_ \_ \_ \_ \_ \_ \_ \_ \_ \_ \_ \_ ! STATE : C0, DATA has been transmitted, NOT ACK received. ! ACTION : Enter not addressed SLV mode. 1- -.sect stsc0 .base 0x1c0 75D8C5 01C0 S1CON,#ENS1\_NOTSTA\_NOTSTO\_NOTSI\_AA\_CR0 mov ! clr SI, set AA 01C3 D0D0 рор psw 01C5 32 reti 1----\_ \_ \_ \_ \_ . . . . . . . . . . . . . ! STATE : C8, Last DATA has been transmitted (AA=0), ACK received. ! ACTION : Enter not addressed SLV mode 1- - stsc8 .sect 0x1c8 .base 01C8 75D8C5 mov S1CON,#ENS1\_NOTSTA\_NOTSTO\_NOTSI\_AA\_CR0 ! clr SI, set AA D0D0 01CB рор psw 01CD 32 reti **! END OF SI01 INTERRUPT ROUTINE** \*\*\*\*\*\*\*\*

## P8xC591

### 16 TIMER 2

### 16.1 Features of Timer 2

Timer T2 is a 16-bit timer consisting of two registers TMH2 (HIGH byte) and TML2 (LOW byte). The 16-bit timer/counter can be switched off or clocked via a prescaler from one of two sources:  $f_{CLK}/6$  or an external signal. When Timer T2 is configured as a counter, the prescaler is clocked by an external signal on T2 (P3.O). A rising edge on T2 increments the prescaler, and the maximum repetition rate is one count per machine cycle (1 MHz with a 6 MHz oscillator).

The maximum repetition rate for Timer T2 is twice the maximum repetition rate for Timer 0 and Timer 1. T2 (P3.0) is sampled at S2P1 and again at S5P1 (i.e., twice per machine cycle). A rising edge is detected when T2 is LOW during one sample and HIGH during the next sample. To ensure that a rising edge is detected, the input signal must be LOW for at least  $\frac{1}{2}$  cycle and then HIGH for at least  $\frac{1}{2}$  cycle. If a rising edge is detected before the end of S2P1, the timer will be incremented during the following cycle; otherwise it will be incremented one cycle later. The prescaler has a programmable division factor of 1, 2, 4, or 8 and is cleared if its division factor or input source is changed, or if the timer/counter is reset.

Timer T2 may be read "on the fly" but possesses no extra read latches, and software precautions may have to be taken to avoid misinterpretation in the event of an overflow from least to most significant byte while Timer T2 is being read. Timer T2 is not loadable and is reset by the  $\overline{RST}$ 

signal or by a rising edge on the input signal RT2, if enabled. RT2 is enabled by setting bit T2ER (TM2CON.5).

When the least significant byte of the timer overflows or when a 16-bit overflow occurs, an interrupt request may be generated. Either or both of these overflows can be programmed to request an interrupt. In both cases, the interrupt vector will be the same. When the lower byte (TML2) overflows, flag T2B0 (TM2CON) is set and flag T20V (TM2IR) is set when TMH2 overflows. These flags are set one cycle after an overflow occurs. Note that when T20V is set, T2B0 will also be set. To enable the byte overflow interrupt, bits ET2 (IEN1.7, enable overflow interrupt, see Table 67) and T2IS0 (TM2CON.6, byte overflow interrupt select) must be set. Bit TWBO (TM2CON.4) is the Timer T2 byte overflow flag. To enable the 16-bit overflow interrupt, bits ET2 (IE1.7, enable overflow interrupt) and T2IS1 (TM2CON.7, 16-bit overflow interrupt select) must be set. Bit T2OV (TM2IR.7) is the Timer T2 16-bit overflow flag. All interrupt flags must be reset by software. To enable both byte and 16-bit overflow, T2IS0 and T2IS1 must be set and two interrupt service routines are required. A test on the overflow flags indicates which routine must be executed. For each routine, only the corresponding overflow flag must be cleared. Timer T2 may be reset by a rising edge on RT2 (P3.1) if the Timer T2 external reset enable bit (T2ER) in TM2CON is set. This reset also clears the prescaler. In the Idle mode, the timer/counter and prescaler are reset and halted. Timer T2 is controlled by the TM2CON special function register (see Section 16.1.1).

	•			,			
7	6	5	4	3	2	1	0
ET2	ECAN	ECM1	ECM0	ECT3	ECT2	ECT1	ECT0

Table 67	Description of	f interrunt	Enable	Register	IFN1 hits

 Table 66
 Timer T2
 Interrupt Enable Register IEN1 (address E8H)

BIT	SYMBOL	FUNCTION
7	ET2	Enable Timer T2 overflow interrupt(s).
6	ECAN	Enable CAN interrupt.
5	ECM1	Enable T2 Comparator 1 interrupt.
4	ECM0	Enable T2 Comparator 0 interrupt.
3	ECT3	Enable T2 Capture register 3 interrupt.
2	ECT2	Enable T2 Capture register 2 interrupt.
1	ECT1	Enable T2 Capture register 1 interrupt.
0	ECT0	Enable T2 Capture register 0 interrupt.

## P8xC591

16.1.1 T2 CONTROL REGISTER (TM2CON)

Table 68 T2 Control Register (address EAH)

7	6	5	4	3	2	1	0
T2IS1	T2IS0	T2ER	T2BO	T2P1	T2P0	T2MS1	T2MS0

## Table 69 Description of TM2CON bits

BIT	SYMBOL	DESCRIPTION
7	T2IS1	Timer T2 16-bit overflow interrupt select.
6	T2IS0	Timer T2 byte overflow interrupt select.
5	T2ER	Timer T2 external reset enable. When this bit is set, Timer T2 may be reset by a rising edge on RT2 (P3.1).
4	T2BO	Timer T2 byte overflow interrupt flag.
3	T2P1	Timer T2 prescaler select (see Table 70).
2	T2P0	
1	T2MS1	Timer T2 mode select (see Table 71).
0	T2MS0	

## Table 70 Timer 2 prescaler select

T2P1	T2P0	TIMER T2 CLOCK	
0	0	clock source	
0	1	$1/_2 \times \text{clock source}$	
1	0	$1/_4 \times \text{clock source}$	
1	1	$1_{8} \times \text{clock source}$	

## Table 71 Timer 2 mode select

T2MS1	T2MS0	MODE SELECTED
0	0	Timer T2 halted (off)
0	1	$1_{6} \times f_{CLK}$ T2 clock source
1	0	Test mode; do not use
1	1	T2 clock source = pin T2

P8xC591

## 16.1.2 TIMER T2 EXTENSION

When a 6 MHz oscillator is used, a 16-bit overflow on Timer T2 occurs every 65.5, 131, 262, or 524 ms, depending on the prescaler division ratio; i.e., the maximum cycle time is approximately 0.5 seconds. In applications where cycle times are greater than 0.5 seconds, it is necessary to extend Timer T2. This is achieved by selecting  $f_{CLK}/6$  as the clock source (set T2MS0, reset T2MS1), setting the prescaler division ration to  $\frac{1}{8}$  (set T2P0, set T2P1), disabling the byte overflow interrupt (reset T2IS0) and enabling the 16-bit overflow interrupt (set T2IS1). The following software routine is written for a three-byte extension which gives a maximum cycle time of approximately 2400 hours.

OVINT:	PUSH ACO PUSH PSW INC TIMEX1	; save accumulator ; save status ; increment first byte (low order) of extended timer
	MOV A, TIME JNZ INTEX	X1 ; jump to INTEX if; there is no overflow
	INC TIMEX2 MOV A,TIME JNZ INTEX	
		overflow ; increment third byte (high order)
INTEX:	CLR T2OV POP PSW POP ACC RETI	; reset interrupt flag ; restore status ; restore accumulator ; return from interrupt

## 16.1.3 TIMER T2, CAPTURE AND COMPARE LOGIC

Timer T2 is connected to four 16-bit capture registers and three 16-bit compare registers. A capture register may be used to capture the contents of Timer T2 when a transition occurs on its corresponding input pin. A compare register may be used to set or reset port 3 output pins at certain pre-programmable time intervals. The combination of Timer T2 and the capture and compare logic is very powerful in applications involving rotating machinery, automotive injection systems, etc. Timer T2 and the capture and compare logic are shown in Figure 45.

P8xC591

# Single-chip 8-bit microcontroller with CAN controller



P8xC591

### 16.1.4 CAPTURE LOGIC

The four 16-bit capture registers that Timer T2 is connected to are: CT0, CT1, CT2, and CT3. These registers are loaded with the contents of Timer T2, and an interrupt is requested upon receipt of the input signals CT0I, CT1I, CT2I, or CT3I. These input signals are shared with port 1. The four interrupt flags are in the Timer T2 interrupt register (TM2IR special function register). If the

### 16.1.4.1 Capture Control Register (CTCON)

Table 72 Capture Control Register (address EBH)

7	6	5	4	3	2	1	0
CTN3	CTP3	CTN2	CTP2	CTN1	CTP1	CTN0	CTP0

INT5).

Table 73 Description of CTCON bits

BIT	SYMBOL	DESCRIPTION
7	CTN3	Capture Register 3 triggered by a falling edge on CT3I.
6	CTP3	Capture Register 3 triggered by a rising edge on CT3I.
5	CTN2	Capture Register 2 triggered by a falling edge on CT2I.
4	CTP2	Capture Register 2 triggered by a rising edge on CT2I.
3	CTN1	Capture Register 1 triggered by a falling edge on CT1I.
2	CTP1	Capture Register 1 triggered by a rising edge on CT1I.
1	CTN0	Capture Register 0 triggered by a falling edge on CT0I.
0	CTP0	Capture Register 0 triggered by a rising edge on CT0I.

#### 16.1.5 MEASURING TIME INTERVALS USING REGISTERS

When a recurring external event is represented in the form of rising or falling edges on one of the four capture pins, the time between two events can be measured using Timer T2 and a capture register. When an event occurs, the contents of Timer T2 are copied into the relevant capture register and an interrupt request is generated. The interrupt service routine may then compute the interval time if it knows the previous contents of Timer T2 when the last event occurred. With a 6 MHz oscillator, Timer T2 can be programmed to overflow every 524 ms. When event interval times are shorter than this, computing the interval time is simple, and the interrupt service routine is short. For longer interval times, the Timer T2 extension routine may be used.

#### 16.1.6 COMPARE LOGIC

Each time Timer T2 is incremented, the contents of the three 16-bit compare registers CM0, CM1, and CM2 are compared with the new counter value of Timer T2. When a match is found, the corresponding interrupt flag in TM2IR is set at the end of the following cycle. When a match with

CM0 occurs, the controller sets bits 0-3 of port 3 if the corresponding bits of the set enable register STE are at logic 1 (see Section 16.1.6.2).

capture facility is not required, these inputs can be regarded as additional external interrupt inputs (INT2 to

Using the capture control register CTCON (see

captured at the end of the cycle.

Section 16.1.4.1), these inputs may capture on a rising

edge, a falling edge, or on either a rising or falling edge.

The inputs are sampled during S1P1 of each cycle. When

a selected edge is detected, the contents of Timer T2 are

When a match with CM1 occurs, the controller resets bits 0-3 of port 3 if the corresponding bits of the reset/enable register RTE are at logic 1 (see Section 16.1.6.1). If RTE is "0", then P3.n is not affected by a match between CM1 or CM2 and Timer 2.

Thus, if the current operation is "set," the next operation will be "reset" even if the port latch is reset by software before the "reset" operation occurs. CM0, CM1, and CM2 are reset by the  $\overline{\text{RST}}$  signal.

The modified port latch information appears at the port pin during S5P1 of the cycle following the cycle in which a match occurred. If the port is modified by software, the outputs change during S1P1 of the following cycle. Each port 3 bit (0-3) can be set or reset by software at any time. A hardware modification resulting from a comparator match takes precedence over a software modification in the same cycle. When the comparator results require a "set" and a "reset" at the same time, the port latch will be reset.

## P8xC591

16.1.6.1 Reset/Toggle Enable Register (RTE)

Table 74 Reset/Toggle enable register (address EFH)

7	6	5	4	3	2	1	0
_	—	—	_	RP35	RP34	RP33	RP32

Table 75 Description of RTE bits

BIT	SYMBOL	DESCRIPTION
7 to 4	_	Reserved.
3	RP35	If HIGH then P3.5 is reset on a match between CM2 and T2.
2	RP34	If HIGH then P3.4 is reset on a match between CM2 and T2.
1	RP33	If HIGH then P3.3 is reset on a match between CM2 and T2.
0	RP32	If HIGH then P3.2 is reset on a match between CM2 and T2.

## 16.1.6.2 Set Enable Register (STE)

 Table 76
 Set enable register (address EEH)

7	6	5	4	3	2	1	0
_	_	_	_	SP35	SP34	SP33	SP32

## Table 77 Description of STE bits

BIT	SYMBOL	DESCRIPTION
7	_	Reserved.
3	SP35	If HIGH then P3.5 is set on a match between CM2 and T2.
2	SP34	If HIGH then P3.4 is set on a match between CM2 and T2.
1	SP33	If HIGH then P3.3 is set on a match between CM2 and T2.
0	SP32	If HIGH then P3.2 is set on a match between CM2 and T2.

P8xC591

### 16.1.7 TIMER T2 INTERRUPT FLAG REGISTER TM2IR

Seven of the eight Timer T2 interrupt flags are located in special function register TM2IR (see Section 16.1.7.1). The eights flag is TM2CON.4.

The CT0I and CT1I flags are set during S4 of the cycle in which the contents of Timer T2 are captured. CT0I is scanned by the interrupt logic during S2, and CT1I is scanned during S3. CT2I and CT3I are set during S6 and are scanned during S4 and S5. The associated interrupt requests are recognized during the following cycle. If these flags are polled, a transition at CT0I or CT1I will be recognized one cycle before a transition on CT2I or CT3I since registers are read during S5. The CMI0, CMI1 and CMI2 flags are set during S6 of the cycle following a match.

CMI0 is scanned by the interrupt logic during S2; CMI1 and CMI2 are scanned during S3 and S4. A match of CMI0 and CMI1 will be recognized by the interrupt logic (or by polling the flags) two cycles after the match takes place. A match of CMI2 will cause no interrupt, this flag can be polled only.

The 16-bit overflow flag (T2OV) and the byte overflow flag (T2BO) are set during S6 of the cycle in which the overflow occurs. These flags are recognized by the interrupt logic during the next cycle. Special function register IP1 (see Section 16.1.7.2) is used to determine the Timer T2 interrupt priority. Setting a bit high gives that function a high priority, and setting a bit low gives the function a low priority. The functions controlled by the various bits of the IP1 register are shown in Section 16.1.6.2.

### 16.1.7.1 Interrupt Flag Register (TM2IR)

 Table 78 Interrupt flag register (address C8H)

7	6	5	4	3	2	1	0
T2OV	CMI2/CAN	CMI1	CMI0	CTI3	CTI2	CTI1	CTI0

#### Table 79 Description of TM2IR bits

BIT	SYMBOL	DESCRIPTION
7	T2OV	T2: 16-bit overflow interrupt flag.
6	CMI2/CAN	CM2: flag (for polling only). CAN: CAN interrupt flag (polling only).
5	CMI1	CM1: interrupt flag.
4	CMI0	CM0: interrupt flag.
3	CTI3	CT3: interrupt flag.
2	CTI2	CT2: interrupt flag.
1	CTI1	CT1: interrupt flag.
0	CTI0	CT0: interrupt flag.

16.1.7.2 Interrupt Priority Register 1 (IP1)

Table 80 Interrupt Priority Register 1 (address F8H)

7	6	5	4	3	2	1	0
PT2	PCAN	PCM1	PCM0	PCT3	PCT2	PCT1	PCT0

#### Table 81 Description of IP1 bits

BIT	SYMBOL	DESCRIPTION					
7	PT2	T2 overflow interrupt(s) priority level.					
6	PCAN	N interrupt priority level.					
5	PCM1	comparator 1 priority interrupt level.					
4	PCM0	T2 comparator 0 priority interrupt level.					
3	PCT3	T2 capture register 3 priority interrupt level.					
2	PCT2	T2 capture register 2 priority interrupt level.					
1	PCT1	T2 capture register 1 priority interrupt level.					
0	PCT0	T2 capture register 0 priority interrupt level.					

P8xC591

## 17 WATCHDOG TIMER (T3)

In addition to Timer T2 and the standard timers, a Watchdog Timer (T3) is also incorporated on the P8xC591. The purpose of a Watchdog Timer is to reset the microcontroller if it enters erroneous processor states (possibly caused by electrical noise or RFI) within a reasonable period of time. An analogy is the "dead man's handle" in railway locomotives. When enabled, the watchdog circuitry will generate a system reset if the user program fails to reload the Watchdog Timer within a specified length of time known as the "watchdog interval".

## Watchdog Circuit Description:

The watchdog timer (Timer T3) consists of an 8-bit timer with an 11-bit prescaler as shown in Figure 46. The prescaler is fed with a signal whose frequency is  $\frac{1}{6}$  the oscillator frequency (1 MHz with a 6 MHz oscillator). The 8-bit timer is incremented every "t" seconds, where:

T3 is incremented every 1024  $\mu$ s, derived from the oscillator frequency of 12 MHz by the following formula:

t = 6 x 2048 x 1/f<sub>CLK</sub> = 1024  $\mu$ s at f<sub>CLK</sub> = 12 MHz.

If the 8-bit timer overflows, a short internal reset pulse is generated which will reset the P8xC591. A short output reset pulse is also generated at the  $\overline{RST}$  pin. This short output pulse (3 machine cycles) may be destroyed if the  $\overline{RST}$  pin is connected to a capacitor. This would not, however, affect the internal reset operation.

Watchdog operation is activated by setting the 'WDE' bit in Special Function Register AUXR1. Once 'WDE' is set, it can only be disabled by applying a reset.

#### How to Operate the Watchdog Timer:

The watchdog timer has to be reloaded within periods that are shorter than the programmed watchdog interval; otherwise the watchdog timer will overflow and a system reset will be generated. The user program must therefore continually execute sections of code which reload the watchdog timer. The period of time elapsed between execution of these sections of code must never exceed the watchdog interval. When using a 12 MHz oscillator, the watchdog interval is programmable between 1024  $\mu$ s and 261 ms.

In order to prepare software for watchdog operation, a programmer should first determine how long his system can sustain an erroneous processor state. The result will be the maximum watchdog interval. As the maximum watchdog interval becomes shorter, it becomes more difficult for the programmer to ensure that the user program always reloads the watchdog timer within the watchdog interval, and thus it becomes more difficult to implement watchdog operation. The programmer must now partition the software in such a way that reloading of the watchdog is carried out in accordance with the above requirements. The programmer must determine in execution times of all software modules. The effect of possible conditional branches, subroutines, external and internal interrupts must all be taken into account. Since it may be very difficult to evaluate the execution times of some sections of code, the programmer should use worst case estimations. In any event, the programmer must make sure that the watchdog is not activated during normal operation.

The watchdog timer is reloaded in two stages in order to prevent erroneous software from reloading the watchdog. First PCON.4 (WLE) must be set. The T3 may be loaded. When T3 is loaded, PCON.4 (WLE) is automatically reset. T3 cannot be loaded if PCON.4 (WLE) is reset. Reload code may be put in a subroutine as it is called frequently. Since Timer T3 is an up-counter, a reload value of 00H gives the maximum watchdog interval and a reload value of 0FFH gives the minimum watchdog interval.

In the Idle mode, the watchdog circuitry remains active. When watchdog operation is implemented, the Power-down mode cannot be used since both states are contradictory. Thus, when watchdog operation is enabled by setting 'WDE' bit in AUXR1.4, it is not possible to enter the Power-down mode, and an attempt to set the Power-down bit (PCON.1) will have no effect. PCON.1 will remain at logic 0.

#### Watchdog Software Example:

The following example shows how watchdog operation might be handled in a user program.

; at the program start:

ТЗ	EQU	0FFH	;address of watchdog timer T3
PCON WATCH-INTV			;address of PCON SFR ;watchdog interval (e.g., 2 x 100 ms)
;to be inserted	at each	watche	dog location within

;the user program:

LCALL WATCHDOG

;watchdog service routine:

WATCHDOG:	ORL	PCON,#10H	;set condition flag
			(PCON.4)
MOV T3,V	VATCH	-INV	;load T3 with
			watchdog interval
RET			

If its possible for this subroutine to be called in an erroneous state, then the condition flag WLE should be set at different parts of the main program.

P8xC591

# Single-chip 8-bit microcontroller with CAN controller



output channels (see Fig.47). These channels generate pulses of programmable length and interval. The repetition frequency is defined by an 8-bit prescaler PWMP, which supplies the clock for the counter. The prescaler and counter are common to both PWM channels. The 8-bit counter counts modulo 255, i.e., from 0 to 254 inclusive. The value of the 8-bit counter is compared to the contents of two registers: PWM0 and PWM1.

The P8xC591 contains two Pulse Width Modulated (PWM)

**18 PULSE WIDTH MODULATED OUTPUTS** 

Single-chip 8-bit microcontroller with CAN controller

Provided the contents of either of these registers is greater than the counter value, the corresponding PWM0 or PWM1 output is set LOW. If the contents of these registers are equal to, or less than the counter value, the output will be HIGH. The pulse-width-ratio is therefore defined by the contents of the registers PWM0 and PWM1. The pulse-width-ratio is in the range of %255 to 255/255 and may be programmed in increments of  $\frac{1}{255}$ .

Buffered PWM outputs may be used to drive DC motors. The rotation speed of the motor would be proportional to the contents of PWMn. The PWM outputs may also be configured as a dual DAC.

In this application, the PWM outputs must be integrated using conventional operational amplifier circuitry. If the resulting output voltages have to be accurate, external buffers with their own analog supply should be used to buffer the PWM outputs before they are integrated.

The repetition frequency f<sub>PWM</sub>, at the PWMn outputs is

given by: 
$$f_{PWM} = \frac{f_{CLK}}{(PWMP + 1) \times 255}$$

This gives a repetition frequency range of 184 Hz to 47 kHz (at f<sub>CLK</sub> = 12 MHz). By loading the PWM registers with either 00H or FFH, the PWM channels will output a constant HIGH or LOW level, respectively. Since the 8-bit counter counts modulo 255, it can never actually reach the value of the PWM registers when they are loaded with FFH.

When a compare register (PWM0 or PWM1) is loaded with a new value, the associated output is updated immediately. It does not have to wait until the end of the current counter period. Both PWMn output pins are driven by push-pull drivers. These pins are not used for any other purpose.



2000 Jul 26

## P8xC591

### 18.1 Prescaler Frequency Control Register (PWMP)

Reading PWMP gives the current reload value. The actual count of the prescaler cannot be read.

 Table 82
 Prescaler Frequency Control Register (address FEH), Reset Value = 00H

7	6	5	4	3	2	1	0
PWMP.7	PWMP.6	PWMP.5	PWMP.4	PWMP.3	PWMP.2	PWMP.1	PWMP.0

#### Table 83 Description of PWMP bits

BIT	SYMBOL	DESCRIPTION
7 to 0	PWMP.7 to PWMP.0	<b>Prescaler division factor</b> . The Prescaler division factor = (PWMP) + 1.

### 18.2 Pulse Width Register 0 (PWM0)

Table 84 Pulse width register (address FCH), Reset Value = 00H

7	6	5	4	3	2	1	0
PWM0.7	PWM0.6	PWM0.5	PWM0.4	PWM0.3	PWM0.2	PWM0.1	PWM0.0

### Table 85 Description of PWM0 bits

BIT	SYMBOL	DESCRIPTION
7 to 0	PWM0.7 to PWM0.0	Pulse width ratio.
		LOW/HIGH ratio of $\overline{PWM0}$ signals = $\frac{(PWM0)}{255 - (PWM0)}$

## 18.3 Pulse Width Register 1 (PWM1)

 Table 86
 Pulse width register (address FDH)

7	6	5	4	3	2	1	0
PWM1.7	PWM1.6	PWM1.5	PWM1.4	PWM1.3	PWM1.2	PWM1.1	PWM1.0

#### Table 87 Description of PWM1 bits

BIT	SYMBOL	DESCRIPTION
7 to 0	PWM1.7 to PWM1.0	Pulse width ratio.
		LOW/HIGH ratio of $\overline{PWM1}$ signals = $\frac{(PWM1)}{255 - (PWM1)}$

## P8xC591

### **19 PORT 1 OPERATION**

Port 1 may be used to input up to 6 analog signals ADC. Unused ADC inputs may be used to input digital inputs. These inputs have an inherent hysteresis to prevent the input logic from drawing excessive current from the power lines when driven by analog signals. Channel to channel crosstalk (Ct) should be taken into consideration when both analog and digital signals are simultaneously input to Port 3 (see Chapter 24 "DC Characteristics").

### 20 ANALOG-TO-DIGITAL CONVERTER (ADC)

## 20.1 ADC features

- 10-bit resolution
- 6 multiplexed analog inputs
- Start of a conversion by software or with an external signal
- Conversion time for one 10-bit analog-to-digital conversion: 25  $\mu s @$  12 MHz
- Differential non-linearity (DL<sub>e</sub>): ±1 LSB
- Integral non-linearity (IL<sub>e</sub>): ±2 LSB
- Offset error (OSe): ±2 LSB
- Gain error (G<sub>e</sub>): ±4%
- Absolute voltage error (A<sub>e</sub>): 3 LSB
- Channel-to-channel matching (M<sub>ctc</sub>): ±1 LSB
- Crosstalk between analog inputs (Ct): < 60 dB at 100 kHz
- Monotonic and no missing codes
- Separated analog (V\_{SSA}) and digital (V\_{DD}, V\_{SS}) supply voltages
- Reference voltage special pin: V<sub>ref(p)(A)</sub>.

For information on the ADC characteristics, refer to Chapter 24.

### 20.2 ADC functional description

The analog input circuitry consists of an 6-input analog multiplexer and a 10-bit, straight binary, successive approximation ADC. The A/D can also be operated in 8-bit mode with faster conversion times by setting bit ADC8 (AUXR1.7). The 8-bit result will be contained in the ADCH register. The analog reference voltage and analog power supplies are connected via separate input pins. For 10-bit accuracy, the conversion takes 50 machine cycles, i.e., 25  $\mu$ s at an oscillator frequency of 12 MHz. For the 8-bit mode, the conversion takes 24 machine cycles. Input voltage swing is from 0 V to +5 V. Because the internal DAC employs a ratiometric potentiometer, there are no discontinouties in the converter characteristic. Figure 48 shows a functional diagram of the analog input circuitry.

The ADC has the option of either being powered off in Idle mode for reduced power consumption or being active in the Idle mode for reducing internal noise during the conversion. This option is selected by the AIDL bit of AUXR1 register (AUXR1.6). With the AIDL bit set, the ADC is active in the Idle mode, and with the AIDL bit cleared, the ADC is powered off in Idle mode.

## P8xC591



## 20.3 10-Bit Analog-to-Digital Conversion

Figure 48 shows the elements of a successive approximation (SA) ADC. The ADC contains a DAC which converts of a successive approximation register to a voltage (VDAC) which is compared to the analog input voltage ( $V_{IN}$ ). The output of the comparator is fed to the successive approximation control logic which controls the successive approximation register. A conversion is initiated by setting ADCS in ADCON register. ADCS can bet set by software only.

The software start mode is selected when control bit ADCON.5 (ADEX) = 0. A conversion is then started by setting control bit ADCON.3 (ADCS). The software start mode is selected when ADCON.5 = 1, and a conversion may be started by setting ADCON.3.

When a conversion is initiated, the conversion starts at the beginning of the machine cycle which follows the instruction that sets ADCS. ADCS is actually implemented with two flip-flops; a command flip-flop which is affected by set operations, and a status flag which is accessed during read operations.

The next two machine cycles are used to initiate the converter. At the end of the first cycle, the ADCS status flag is set and a value of "1" will be returned if the ADCS flag is read while the conversion is progress. Sampling of the analog input commences at the end of the second cycle.

During the next eight machine cycles, the voltage at the previously selected pin of port 1 is sampled, and this input voltage should be stable in order to obtain a useful sample. In any event, the input voltage slew rate must be less than 10 V/ms in order to prevent an undefined result.

The successive approximation control logic first sets the most significant bit and clears all other bits in the successive approximation register (10 0000 0000B). The output of the DAC (50% full scale) is compared to the input voltage  $V_{IN}$ . If the input voltage is greater than VDAC, then the bit remains set; otherwise it is cleared.

The successive approximation control logic now sets the next most significant bit (11 0000 0000B or 01 0000 0000B, depending on the previous result), and VDAC is compared to  $V_{IN}$  again. If the input voltage is greater than VDAC, then the bit being tested remains set;

The end of the 10-bit conversion is flagged by control bit ADCON.4 (ADCI). The upper 8 bits of the result are held in Special Function Register ADCH, and the two remaining bits are held in ADCON.7 (ADC.1) and ADCON.6 (ADC.0). The user may ignore the two least significant bits in ADCON and use the ADC as an 8-bit converter (8 upper bits in ADCH). In any event, the total actual conversion

otherwise the bit being tested is cleared. This process is

repeated until all ten bits have been tested, at which stage

approximation register. Figure 48 shows a conversion flow

the result of the conversion is held in the successive

chart. The bit pointer identifies the bit under test. The

conversion takes four machine cycles per bit.

time is 50 machine cycles for the P8xC591. ADCI will be set and the ADCS status flag will be reset 50 (or 24) cycles after the command flip-flop (ADCS) is set.

Control bits ADCON.0, ADCON.1, and ADCON.2 are used to control an analog multiplexer which selects one of six analog channels (see Section 20.3.1). An ADC conversion in progress is unaffected by a new software ADC start. The result of a completed conversion remains unaffected provided ADCI = logic 1; a new ADC conversion already in progress is aborted when the Idle or Power-down mode is entered. The result of a completed conversion (ADCI = logic 1) remains unaffected when entering the Idle mode.

# Single-chip 8-bit microcontroller with CAN controller



P8xC591

# Single-chip 8-bit microcontroller with CAN controller



## P8xC591

## 20.3.1 ADC CONTROL REGISTER (ADCON)

## Table 88 ADC Control Register (address C5H); Reset value = xx00 0000B

7	6	5	4	3	2	1	0
ADC.1	ADC.0	ADEX	ADCI	ADCS	AADR2	AADR1	AADR0

## Table 89 Description of ADCON bits

BIT	SYMBOL	DESCRIPTION
7	ADC.1	Bit 1 of ADC result.
6	ADC.0	Bit 0 of ADC result.
5	_	Reserved for future use.
4	ADCI	<b>ADC interrupt flag.</b> This flag is set when an A/D conversion result is ready to be read. An interrupt is invoked if its is enabled. The flag may be cleared by the interrupt service routine. While this flag is set, the ADC cannot start a new conversion. ADCI cannot be set by software.
3	ADCS	<b>ADC start and status.</b> Setting this bit starts an A/D conversion. It is set by software. The ADC logic ensures that this signal is HIGH while the ADC is busy. On completion of the conversion. ADCS is reset immediately after the interrupt flag has been set. ADCS cannot be reset by software. A new conversion may not be started while either ADCS or ADCI is high (see Table 90).
		If ADDCI is cleared by software while ADCS is set at the same time, a new A/D conversion with the same channel number may be started.
		But it is recommended to reset ADCI before ADCS is set.
2 to 0	AADR2 to AADR0	<b>Analogue input select:</b> This binary coded address selects one of the six analogue port bits of P1 to be input to the converter. It can only be changed when ADCI and ADCS are both LOW.

## Table 90 ADC status

ADCI	ADCS	ADC STATUS
0	0	ADC not busy; a conversion can be started
0	1	ADC busy; start of a new conversion is blocked
1	0	Conversion completed; start of a new conversion requires ADCI=0
1	1	Conversion completed; start of a new conversion requires ADCI=0

## Table 91 Selected analog channel

AADR2	AADR1	AADR0	SELECTED ANALOG CHANNEL			
0	0	0	ADC0 (P1.2)			
0	0	1	ADC1 (P1.3)			
0	1	0	ADC2 (P1.4)			
0	1	1	ADC3 (P1.5)			
1	0	0	ADC4 (P1.6)			
1	0	1	ADC5 (P1.7)			

2000 Jul 26

Result = 
$$1024 \times \frac{V_{IN}}{AV_{ref+}}$$

## 20.4 10-Bit ADC Resolution and Analog Supply

Single-chip 8-bit microcontroller with CAN controller

Figure 48 shows how the ADC is realized. The ADC has its own analog ground (AV<sub>SS</sub>) and a positive analog reference pin (V<sub>ref+</sub>) connected to each end of the DAC's resistance-ladder. The ladder has 1023 equally spaced taps, separated by a resistance of "R". The first tap is located 0.5 x R above AV<sub>SS</sub>, and the last tap is located 1.5 x R below V<sub>ref+</sub>. This gives a total ladder resistance of 1024 x R. This structure ensures that the DAC is monotonic and results in a symmetrical quantization error is shown in Figure 48.

For input voltages between 0 V and + 1/2 LSB, the 10-bit result of an A/D conversion will be 00 0000 0000B = 0000H. For input voltages between (V<sub>ref+</sub>) - 3/2 LSB and  $V_{ref+}$ , the result of a conversion will be 11 1111 1111B = 3FFFH. AV<sub>ref+</sub> may be between  $V_{DD}$  +0.2 V and AV<sub>SS</sub> -0.2 V. AV<sub>ref+</sub> should be positive 0 V and AV<sub>ref+</sub>. If the analog input voltage range is from 2 V to 4 V, the 10-bit resolution can be obtained over this range if  $AV_{ref+} = 4 V$ .

The result can always can always be calculated from the following formula:

CPU	(halted)
Timer T2	(halted and reset)
PWM0, PWM1	(reset; outputs are high)
ADC	(may be enabled for operation in Idle
	mode by setting bit AIDC (AUXR1.6).

The P8xC591 has two reduced power modes of operation:

the Idle mode and the Power-down mode. These modes

are entered by setting bits in the PCON Special Function

Register. When the P8xC591 enters the Idle mode, the

In Idle mode, the following functions remain active:

Timer 0 Timer 1 Timer T3 **SIO0 SIO1** External interrupts

When the P8xC591 enters the Power-down mode, the oscillator is stopped. The Power-down mode is entered by setting the PD bit in the PCON register. The PD bit can only be set if the 'WDE' bit is 0.

## 20.5 Power Reduction Modes

# **Preliminary Specification**





## P8xC591

## 21 INTERRUPTS

The 8xC591 has fifteen interrupt sources, each of which can be assigned one of four priority levels. The five interrupt sources common to the 80C51 are the external interrupts ( $\overline{INT0}$  and  $\overline{INT1}$ ), the timer 0 and timer 1 interrupts (IT0 and IT1), and the serial I/O interrupt (RI or TI). In the 8xC591, the standard serial interrupt is called SIO0.

The seven Timer T2 interrupts are generated by flags CTI0-CTI3, CMI0-CMI1, and by the logical OR of flags T2OV and T2BO. Flags CTI0 to CTI3 are set by input signals CT0I to CT3I. The inputs INT2 to INT5 can be regarded as 4 additional external interrupts, if the capture facility of Timer T2 is not used (details see Timer T2 in Section 16.1.4.1).

Flags CMI0 to CMI1 are set when a match occurs between Timer T2 and the compare registers CM0 and CM1. When an 8-bit or 16-bit overflow occurs, flags T2BO and T2OV are set, respectively. These eight flags are not cleared by hardware and must be reset by software to avoid recurring interrupts.

The ADC interrupt is generated by the ADCI flag in the ADC control register (ADCON). This flag is set when an ADC conversion result is ready to be read. ADCI is not cleared by hardware and must be reset by software to avoid recurring interrupts. The SIO1 (I<sup>2</sup>C) interrupt is generated by the SI flag in the SIO1 control register (S1CON). This flag is set when S1STA is loaded with a valid status code.

The ADCI flag may be reset by software. It cannot be set by software. All other flags that generate interrupts may be set or cleared by software, and the effect is the same as setting or resetting the flags by hardware. Thus, interrupts may be generated by software and pending interrupts can be cancelled by software.

A CAN interrupt is generated (vector address 006BH) when one or more bits of CANCON register are set (refer to CAN Section 12.5.5 Interrupt Register (IR) for details).

## 21.1 Interrupt Enable Registers

Each interrupt source can be individually enabled or disabled by setting or clearing a bit in the interrupt enable Special Function Registers IENO and IEN1. All interrupt sources can also be globally enabled or disabled by setting or clearing bit EA in IENO. The interrupt enable registers are described in Section 21.2.1 and 21.2.2).

There are 3 SFRs associated with each of the four-level interrupts. They are the IENx, IPx, and IPxH (see Section 21.2.3 to 21.2.6). The IPxH (Interrupt Priority High) register makes the four-level interrupt structure possible.

The function of the IPxH SFR is simple and when combined with the IPx SFR determines the priority of each interrupt. The priority of each interrupt is determined as shown in the following table:

#### Table 92 Interrupt Priority Register

PRIORI	TY BITS	INTERRUPT PRIORITY LEVEL	
IPxH.x	IPx.x		
0	0	Level 0 (lowest priority)	
0	1	Level 1	
1	0	Level 2	
1	1	Level 3 (highest priority)	

The priority scheme for servicing the interrupts is the same as that for the 80C51, except there are four interrupt levels rather than two as on the 80C51. An interrupt will be serviced as long as an interrupt of equal or higher priority is not already being serviced. If an interrupt of equal or higher level priority is being serviced, the new interrupt will wait until it is finished before being serviced. If a lower priority level interrupt is being serviced, it will be stopped and the new interrupt serviced. When the new interrupt is finished, the lower priority level interrupt that was stopped will be completed.

## P8xC591

## 21.2 Interrupt Enable and Priority Registers

21.2.1 INTERRUPT ENABLE REGISTER 0 (IEN0)

Logic 0 = interrupt disabled; logic 1 = interrupt enabled.

#### Table 93 Interrupt Enable Register 0 (address A8H)

7	6	5	4	3	2	1	0
EA	EAD	ES1	ES0	ET1	EX1	ET0	EX0

### Table 94 Description of IEN0 bits

BIT	SYMBOL	DESCRIPTION
7	EA	Global enable/disable control. If bit EA is:
		LOW, then no interrupt is enabled.
		HIGH, then any individually enabled interrupt will be accepted.
6	EAD	Enable ADC interrupt.
5	ES1	Enable SIO1 (I <sup>2</sup> C) interrupt.
4	ES0	Enable SIO0 (UART) interrupt.
3	ET1	Enable Timer 1 interrupt.
2	EX1	Enable External 1 interrupt / Seconds interrupt.
1	ET0	Enable Timer 0 interrupt.
0	EX0	Enable External 0 interrupt.

### 21.2.2 INTERRUPT ENABLE REGISTER 1 (IEN1)

Logic 0 = interrupt disabled; logic 1 = interrupt enabled.

## Table 95 Interrupt Enable Register 1 (address E8H)

7	6	5	4	3	2	1	0
ET2	ECAN	ECM1	ECM0	ECT3	ECT2	ECT1	ECT0

### Table 96 Description of IEN1 bits

BIT	SYMBOL	DESCRIPTION		
7	ET2	Enable T2 overflow interrupt(s).		
6	ECAN	Enable CAN interrupt.		
5	ECM1	Enable T2 comparator 1 interrupt.		
4	ECM0	Enable T2 comparator 0 interrupt.		
3	ECT3	Enable T2 capture register 3 interrupt.		
2	ECT1	Enable T2 capture register 2 interrupt.		
1	ECT1	Enable T2 capture register 1 interrupt.		
0	ECT0	Enable T2 capture register 0 interrupt.		

## P8xC591

21.2.3 INTERRUPT PRIORITY REGISTER 0 (IP0)

Logic 0 = low priority; logic 1 = high priority.

### Table 97 Interrupt Priority Register 0 (address B8H)

7	6	5	4	3	2	1	0
_	PAD	PS1	PS0	PT1	PX1	PT0	PX0

### Table 98 Description of IP0 bits

BIT	SYMBOL	DESCRIPTION		
7	_	Reserved for future use.		
6	PAD	ADC interrupt priority level.		
5	PS1	SIO1 (I <sup>2</sup> C) interrupt priority level.		
4	PS0	SIO0 (UART) interrupt priority level.		
3	PT1	Timer 1 interrupt priority level.		
2	PX1	External interrupt 1/Seconds priority level.		
1	PT0	Timer 0 interrupt priority level.		
0	PX0	External interrupt 0 priority level.		

21.2.4 INTERRUPT PRIORITY HIGH REGISTER 0 (IP0H)

Logic 0 = low priority; logic 1 = high priority.

## **Table 99** Interrupt Priority High Register 0 (address B7H)

7	6	5	4	3	2	1	0
—	PADH	PS1H	PS0H	PT1H	PX1H	PT0H	PX0H

## Table 100 Description of IP0H bits

BIT	SYMBOL	DESCRIPTION	
7	—	Reserved for future use.	
6	PADH	ADC interrupt priority level.	
5	PS1H	SIO1 (I <sup>2</sup> C) interrupt priority level.	
4	PS0H	SIO0 (UART) interrupt priority level.	
3	PT1H	Timer 1 interrupt priority level.	
2	PX1H	External interrupt 1/Seconds priority level.	
1	PT0H	Timer 0 interrupt priority level.	
0	PX0H	External interrupt 0 priority level.	

## P8xC591

21.2.5 INTERRUPT PRIORITY REGISTER 1 (IP1)

Logic 0 = low priority; logic 1 = high priority.

### **Table 101** Interrupt Priority Register 1 (address F8H)

7	6	5	4	3	2	1	0
PT2	PCAN	PCM1	PCM0	PCT3	PCT2	PCT1	PCT0

## Table 102 Description of IP1 bits

BIT	SYMBOL	DESCRIPTION
7	PT2	T2 overflow interrupt(s) priority level.
6	PCAN	CAN interrupt priority level.
5	PCM1	T2 comparator 1 interrupt priority level.
4	PCM0	T2 comparator 0 interrupt priority level.
3	PCT3	T2 capture register 3 interrupt priority level.
2	PCT2	T2 capture register 2 interrupt priority level.
1	PCT1	T2 capture register 1 interrupt priority level.
0	PCT0	T2 capture register 0 interrupt priority level.

21.2.6 INTERRUPT PRIORITY REGISTER HIGH 1 (IP1H)

Logic 0 = low priority; logic 1 = high priority.

## Table 103 Interrupt Priority Register High 1 (address F7H)

7	6	5	4	3	2	1	0
PT2	PCANH	PCM1H	PCM0H	РСТ3Н	PCT2H	PCT1H	PCT0H

### Table 104Description of IP1H bits

BIT	SYMBOL	DESCRIPTION
7	PT2	T2 overflow interrupt(s) priority level.
6	PCANH	CAN interrupt priority level high.
5	PCM1H	T2 comparator 1 interrupt priority level.
4	PCM0H	T2 comparator 0 interrupt priority level.
3	РСТ3Н	T2 capture register 3 interrupt priority level.
2	PCT2H	T2 capture register 2 interrupt priority level.
1	PCT1H	T2 capture register 1 interrupt priority level.
0	PCT0H	T2 capture register 0 interrupt priority level.

## P8xC591

## 21.3 Interrupt priority

Table 105 Interrupt priority structure

SOURCE	SYMBOL	PRIORITY WITHIN LEVEL
External interrupt 0	X0	(highest)
SIO1 (I <sup>2</sup> C)	S1	$\uparrow$
ADC completion	ADC	
Timer 0 overflow	Т0	
T2 capture 0	CT0	
T2 compare 0	CM0	
External interrupt 1	X1	
T2 capture 1	CT1	
T2 compare 1	CM1	
Timer 1 overflow	T1	
T2 capture 2	CT2	
CAN	CAN	
Serial I/O 0 (UART)	S0	
T2 compare 3	CT3	$\downarrow$
Timer T2 overflow	T2	(lowest)

## 21.4 Interrupt Vectors

The vector indicates the Program Memory location where the appropriate interrupt service routine starts (see Table 106).

Table 106	Interrupt vector addresses
-----------	----------------------------

SOURCE	SYMBOL	VECTOR
External interrupt 0	X0	0003H
Timer 0 overflow	T0	000BH
External interrupt 1	X1	0013H
Timer 1 overflow	T1	001BH
Serial I/O 0 (UART)	S0	0023H
SIO1 (I <sup>2</sup> C)	S1	002BH
T2 capture 0	СТ0	0033H
T2 capture 1	CT1	003BH
T2 capture 2	CT2	0043H
T2 capture 3	CT3	004BH
ADC completion	ADC	0053H
T2 compare 0	CM0	005BH
T2 compare 1	CM1	0063H
CAN interrupt	CAN	006BH
T2 overflow	T2	0073H

P8xC591

## 22 INSTRUCTION SET

For the description of the Data Addressing Modes and Hexadecimal opcode cross-reference see Table 111.

Table 107	Instruction set of	description:	Arithmetic	operations
-----------	--------------------	--------------	------------	------------

MN	IEMONIC	DESCRIPTION	BYTES	CYCLES	OPCODE (HEX)
Arithme	tic operations	5			
ADD	A,Rr	Add register to A	1	1	2*
ADD	A,direct	Add direct byte to A	2	1	25
ADD	A,@Ri	Add indirect RAM to A	1	1	26, 27
ADD	A,#data	Add immediate data to A	2	1	24
ADDC	A,Rr	Add register to A with carry flag	1	1	3*
ADDC	A, direct	Add direct byte to A with carry flag	2	1	35
ADDC	A,@Ri	Add indirect RAM to A with carry flag	1	1	36, 37
ADDC	A,#data	Add immediate data to A with carry flag	2	1	34
SUBB	A,Rr	Subtract register from A with borrow	1	1	9*
SUBB	A,direct	Subtract direct byte from A with borrow	2	1	95
SUBB	A,@Ri	Subtract indirect RAM from A with borrow	1	1	96, 97
SUBB	A,#data	Subtract immediate data from A with borrow	2	1	94
INC	А	Increment A	1	1	04
INC	Rr	Increment register	1	1	0*
INC	direct	Increment direct byte	2	1	05
INC	@Ri	Increment indirect RAM	1	1	06, 07
DEC	А	Decrement A	1	1	14
DEC	Rr	Decrement register	1	1	1*
DEC	direct	Decrement direct byte	2	1	15
DEC	@Ri	Decrement indirect RAM	1	1	16, 17
INC	DPTR	Increment data pointer	1	2	A3
MUL	AB	Multiply A and B	1	4	A4
DIV	AB	Divide A by B	1	4	84
DA	А	Decimal adjust A	1	1	D4

P8xC591

м	NEMONIC	DESCRIPTION	BYTES	CYCLES	OPCODE (HEX)
Logic o	perations				
ANL	A,Rr	AND register to A	1	1	5*
ANL	A,direct	AND direct byte to A	2	1	55
ANL	A,@Ri	AND indirect RAM to A	1	1	56, 57
ANL	A,#data	AND immediate data to A	2	1	54
ANL	direct,A	AND A to direct byte	2	1	52
ANL	direct,#data	AND immediate data to direct byte	3	2	53
ORL	A,Rr	OR register to A	1	1	4*
ORL	A,direct	OR direct byte to A	2	1	45
ORL	A,@Ri	OR indirect RAM to A	1	1	46, 47
ORL	A,#data	OR immediate data to A	2	1	44
ORL	direct,A	OR A to direct byte	2	1	42
ORL	direct,#data	OR immediate data to direct byte	3	2	43
XRL	A,Rr	Exclusive-OR register to A	1	1	6*
XRL	A,direct	Exclusive-OR direct byte to A	2	1	65
XRL	A,@Ri	Exclusive-OR indirect RAM to A	1	1	66, 67
XRL	A,#data	Exclusive-OR immediate data to A	2	1	64
XRL	direct,A	Exclusive-OR A to direct byte	2	1	62
XRL	direct,#data	Exclusive-OR immediate data to direct byte	3	2	63
CLR	А	Clear A	1	1	E4
CPL	А	Complement A	1	1	F4
RL	А	Rotate A left	1	1	23
RLC	А	Rotate A left through the carry flag	1	1	33
RR	А	Rotate A right	1	1	03
RRC	А	Rotate A right through the carry flag	1	1	13
SWAP	А	Swap nibbles within A	1	1	C4

Table 108 Instruction set description: Logic operations

P8xC591

Μ	NEMONIC	DESCRIPTION	BYTES	CYCLES	OPCODE (HEX)
Data trar	nsfer				
MOV	A,Rr	Move register to A	1	1	E*
MOV	A,direct (Note 1)	Move direct byte to A	2	1	E5
MOV	A,@Ri	Move indirect RAM to A	1	1	E6, E7
MOV	A,#data	Move immediate data to A	2	1	74
MOV	Rr,A	Move A to register	1	1	F*
MOV	Rr,direct	Move direct byte to register	2	2	A*
MOV	Rr,#data	Move immediate data to register	2	1	7*
MOV	direct,A	Move A to direct byte	2	1	F5
MOV	direct,Rr	Move register to direct byte	2	2	8*
MOV	direct, direct	Move direct byte to direct	3	2	85
MOV	direct,@Ri	Move indirect RAM to direct byte	2	2	86, 87
MOV	direct,#data	Move immediate data to direct byte	3	2	75
MOV	@Ri,A	Move A to indirect RAM	1	1	F6, F7
MOV	@Ri,direct	Move direct byte to indirect RAM	2	2	A6, A7
MOV	@Ri,#data	Move immediate data to indirect RAM	2	1	76, 77
MOV	DPTR,#data 16	Load data pointer with a 16-bit constant	3	2	90
MOVC	A,@A+DPTR	Move code byte relative to DPTR to A	1	2	93
MOVC	A,@A+PC	Move code byte relative to PC to A	1	2	83
MOVX	A,@Ri	Move external RAM (8-bit address) to A	1	2	E2, E3
MOVX	A,@DPTR	Move external RAM (16-bit address) to A	1	2	E0
MOVX	@Ri,A	Move A to external RAM (8-bit address)	1	2	F2, F3
MOVX	@DPTR,A	Move A to external RAM (16-bit address)	1	2	F0
PUSH	direct	Push direct byte onto stack	2	2	C0
POP	direct	Pop direct byte from stack	2	2	D0
XCH	A,Rr	Exchange register with A	1	1	C*
XCH	A,direct	Exchange direct byte with A	2	1	C5
XCH	A,@Ri	Exchange indirect RAM with A	1	1	C6, C7
XCHD	A,@Ri	Exchange LOW-order digit indirect RAM with A	1	1	D6, D7

## Table 109 Instruction set description: Data transfer

## Note

1. MOV A,ACC is not permitted.

## P8xC591

M	NEMONIC	DESCRIPTION	BYTES	CYCLES	OPCODE (HEX)
Boolean	variable manip	ulation			•
CLR	С	Clear carry flag	1	1	C3
CLR	bit	Clear direct bit	2	1	C2
SETB	С	Set carry flag	1	1	D3
SETB	bit	Set direct bit	2	1	D2
CPL	С	Complement carry flag	1	1	B3
CPL	bit	Complement direct bit	2	1	B2
ANL	C,bit	AND direct bit to carry flag	2	2	82
ANL	C,/bit	AND complement of direct bit to carry flag	2	2	B0
ORL	C,bit	OR direct bit to carry flag	2	2	72
ORL	C,/bit	OR complement of direct bit to carry flag	2	2	A0
MOV	C,bit	Move direct bit to carry flag	2	1	A2
MOV	bit,C	Move carry flag to direct bit	2	2	92
Program	and machine c	ontrol			1
ACALL	addr11	Absolute subroutine call	2	2	•1
LCALL	addr16	Long subroutine call	3	2	12
RET		Return from subroutine	1	2	22
RETI		Return from interrupt	1	2	32
AJMP	addr11	Absolute jump	2	2	♦1
LJMP	addr16	Long jump	3	2	02
SJMP	rel	Short jump (relative address)	2	2	80
JMP	@A+DPTR	Jump indirect relative to the DPTR	1	2	73
JZ	rel	Jump if A is zero	2	2	60
JNZ	rel	Jump if A is not zero	2	2	70
JC	rel	Jump if carry flag is set	2	2	40
JNC	rel	Jump if carry flag is not set	2	2	50
JB	bit,rel	Jump if direct bit is set	3	2	20
JNB	bit,rel	Jump if direct bit is not set	3	2	30
JBC	bit,rel	Jump if direct bit is set and clear bit	3	2	10
CJNE	A,direct,rel	Compare direct to A and jump if not equal	3	2	B5
CJNE	A,#data,rel	Compare immediate to A and jump if not equal	3	2	B4
CJNE	Rr,#data,rel	Compare immediate to register and jump if not equal	3	2	B*
CJNE	@Ri,#data,rel	Compare immediate to indirect and jump if not equal	3	2	B6, B7
DJNZ	Rr,rel	Decrement register and jump if not zero	2	2	D*
DJNZ	direct,rel	Decrement direct and jump if not zero	3	2	D5
NOP		No operation	1	1	00

 Table 110
 Instruction set description: Boolean variable manipulation, Program and machine control

### Table 111 Description of the mnemonics in the Instruction set

MNEMONIC	DESCRIPTION					
Data address	Data addressing modes					
Rr	Working register R0-R7.					
direct	128 internal RAM locations and any special function register (SFR).					
@Ri	Indirect internal RAM location addressed by register R0 or R1 of the actual register bank.					
#data	8-bit constant included in instruction.					
#data 16	16-bit constant included as bytes 2 and 3 of instruction.					
bit	Direct addressed bit in internal RAM or SFR.					
addr16	16-bit destination address. Used by LCALL and LJMP. The branch will be anywhere within the 64 Kbytes Program Memory address space.					
addr11	11-bit destination address. Used by ACALL and AJMP. The branch will be within the same 2 Kbytes page of Program Memory as the first byte of the following instruction.					
rel	Signed (two's complement) 8-bit offset byte. Used by SJMP and all conditional jumps. Range is –128 to +127 bytes relative to first byte of the following instruction.					
Hexadecima	l opcode cross-reference					
*	8, 9, A, B, C, D, E, F.					
•	1, 3, 5, 7, 9, B, D, F.					
•	0, 2, 4, 6, 8, A, C, E.					

### 22.1 Addressing Modes

Most instructions have a 'destination, source' field that specifies the data type, addressing modes and operands involved. For all these instructions, except for MOVs, the destination operand is also the source operand (e.g. ADD A,R7).

There are five kinds of addressing modes:

- Register Addressing
- R0 R7 (4 banks)
- A,B,C (bit), AB (2 bytes), DPTR (double byte)
- Direct Addressing
  - lower 128 bytes of internal Main RAM (including the 4 R0-R7 register banks)
  - Special Function Registers
  - 128 bits in a subset of the internal Main RAM
  - 128 bits in a subset of the Special Function Registers
- Register-Indirect Addressing
  - internal Main RAM (@R0, @R1, @SP [PUSH/POP])
  - internal Auxiliary RAM (@R0, @R1, @DPTR)
  - external Data Memory (@R0, @R1, @DPTR)

- Immediate Addressing
  - Program Memory (in-code 8 bit or 16 bit constant)
- Base-Register-plus-Index-Register-Indirect Addressing
  - Program Memory look-up table (@DPTR+A, @PC+A)

The first three addressing modes are usable for destination operands.

P8xC591

## 23 LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 134); Note 1

SYMBOL	PARAMETER	MIN.	MAX.	UNIT
V <sub>DD</sub>	Voltage on $V_{\text{DD}}$ to $V_{\text{SS}}$ and SCL, SDA to $V_{\text{SS}}$	-0.5	+6.5	V
VI	Input voltage on any other pin to V <sub>SS</sub>	-0.5	V <sub>DD</sub> + 0.5	V
I <sub>I</sub> , I <sub>O</sub>	Input/output current on any I/O pin	_	5	mA
P <sub>tot</sub>	Total power dissipation (Note 2)	-	1.0	W
T <sub>stg</sub>	Storage temperature range	-65	+150	°C
T <sub>amb</sub>	Operating ambient temperature range:			
	P8xC591VFx	-40	+85	°C
V <sub>PP</sub>	Voltage on $\overline{EA}/V_{PP}$ to $V_{SS}$	-0.5	+13	V

### Notes

- 1. The following applies to the Absolute Maximum Ratings:
  - a) Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any conditions other than those described in the Chapters 24 and 25 of this specification is not implied.
  - b) This product includes circuitry specifically designed for the protection of its internal devices from the damaging effect of excessive static charge. However, its suggested that conventional precautions be taken to avoid applying greater than the rated maxima.
  - c) Parameters are valid over operating temperature range unless otherwise specified. All voltages are with respect to V<sub>SS</sub> unless otherwise noted.
- 2. This value is based on the maximum allowable die temperature and the thermal resistance of the package, not on device power consumption.

P8xC591

## 24 DC CHARACTERISTICS

 $\begin{array}{l} V_{DD}=5 \; V \pm 5\%; \; V_{SS}=0 \; V; \; all \; voltages \; with \; respect \; to \; V_{SS} \; unless \; otherwise \; specified; \\ T_{amb}=-40 \; to \; +85 \; ^{\circ}C \; for \; the \; \textbf{P8xC591VFx}; \; V_{DD}=5 \; V \pm 5\%; \; V_{SS}=0 \; V; \; AV_{SS}=0 \; V. \end{array}$ 

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
Supply	1	1		ļ	4
I <sub>DD</sub>	operating supply current	t <sub>CLK</sub> = 12 MHz see Notes 2 and 3		45	mA
I <sub>ID</sub>	supply current Idle mode	t <sub>CLK</sub> = 12 MHz see Notes 2 and 4	-	25	mA
I <sub>PD</sub>	supply current Power-down mode	2 V < V <sub>PD</sub> < V <sub>DD</sub> ; see Notes 2 and 5		100	μA
Inputs		•		•	•
V <sub>IL</sub>	LOW level input voltage (except P1.0, P1.1, P1.6, P1.7)		-0.5	0.2 V <sub>DD</sub> – 0.1	V
V <sub>IL1</sub>	LOW level input voltage EA		-0.5	$0.2 V_{DD} - 0.3$	V
V <sub>IL2</sub>	LOW level input voltage P1.0 and P1.1			0.2 V <sub>DD</sub>	V
V <sub>IL3</sub>	LOW level input voltage P1.6 and P1.7	see Note 6	-0.5	0.3 V <sub>DD</sub>	V
V <sub>IH</sub>	HIGH level input voltage (except P1.0, P1.1, P1.6, P1.7, XTAL1, RST)		0.2 V <sub>DD</sub> + 0.9	V <sub>DD</sub> + 0.5	V
V <sub>IH1</sub>	HIGH level input voltage XTAL1, RST		0.7 V <sub>DD</sub>	V <sub>DD</sub> + 0.5	V
V <sub>IH2</sub>	HIGH level input voltage P1.6 and P1.7	see Note 6	0.7 V <sub>DD</sub>	6	V
V <sub>IH3</sub>	HIGH level input voltage P1.0 and P1.1		0.8 V <sub>DD</sub>	V <sub>DD</sub>	V
I <sub>IL</sub>	LOW level input current Ports 1, 2, and 3 in pseudo-bidirectional output mode (except P1.6, P1.7)	V <sub>IN</sub> = 0.45 V	-1	-50	μA
I <sub>TL</sub>	input current HIGH-to-LOW transition Ports 1, 2, 3 in pseudo-bidirectional output mode (except P1.6, P1.7)			-650	μA
I <sub>IL1</sub>	input leakage current, Ports 0, 2, 3 and P1.0, P1.1 in high impedance configurations	0.45 V < V <sub>IN</sub> < V <sub>DD</sub>		±10	μA
I <sub>IL2</sub>	input leakage current, Port 1 (except P1.0, P1.1)	$0.45 \text{ V} < \text{V}_{\text{IN}} < \text{V}_{\text{DD}}$		1	μA

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
Outputs					
V <sub>OL</sub>	LOW level output voltage Ports 1, 2, 3 (except P1.0, P1.6, P1.7)	I <sub>OL</sub> = 1.6 mA; see Note 8		0.4	V
V <sub>OL1</sub>	LOW level output voltage Port 0, ALE, PSEN, RST, PWM0, PWM1	I <sub>OL</sub> = 3.2; see Note 8		0.4	V
V <sub>OL2</sub>	LOW level output voltage P1.6, P1.7	I <sub>OL</sub> = 3.0 mA; see Note 8	-	0.4	V
V <sub>OL3</sub>	LOW level output voltage P1.0 and P1.1	I <sub>OL</sub> = 8.0 mA	-	0.3 V <sub>DD</sub>	V
V <sub>OH</sub>	HIGH level output voltage Ports 1, 2, 3 in pseudo-bidirectional output mode (except P1.1, P1.6 and P1.7	I <sub>OH</sub> = -60 μA	2.4		V
V <sub>OH1</sub>	HIGH level output voltage Port 0 and Port 2 in external bus mode, Port 2 in push-pull mode, ALE, PSEN, PWM0, PWM1	I <sub>OH</sub> = −3.2 mA; see Note 9	V <sub>DD</sub> -0.7		V
V <sub>OH2</sub>	HIGH level output voltage, P1.0 and P1.1	I <sub>OH</sub> = -1.6 mA	0.7 V <sub>DD</sub>		V
V <sub>OH3</sub>	HIGH level output voltage, Ports 1, 2, 3 in push-pull output mode (except P1.0, P1.1, P1.6, P1.7)	I <sub>OH</sub> = -1.6 mA	V <sub>DD</sub> -0.7		V
R <sub>RST</sub>	RST pull-up resistor		40	225	kΩ
C <sub>I/O</sub>	I/O pin capacitance	test frequency = 1 MHz; T <sub>amb</sub> = 25 °C	-	15	pF
Analog in	puts				
AV <sub>IN</sub>	analog input voltage		AV <sub>SS</sub> – 0.2	V <sub>DD</sub> + 0.2	V
AV <sub>ref+</sub>	reference voltage		-	V <sub>DD</sub> + 0.2	V
R <sub>REF</sub>	resistance between AV <sub>ref+</sub> and AV <sub>SS</sub>		10	50	kΩ
CIA	analog input capacitance		-	15	pF
t <sub>ADS</sub>	sampling time		-	5 tcy; Note 1 8 tcy	μs μs
t <sub>ADC</sub>	conversion time (including sampling time)		_	24 tcy; Note 1 50 tcy	μs μs
DLe	differential non-linearity	see Notes 10, 11, 12	_	±1	LSB
IL <sub>e8</sub>	integral non-linearity (8-bit mode)		-	±1; Note 1	LSB
ILe	integral non-linearity	see Notes 10, 13	_	±2	LSB
OS <sub>e8</sub>	offset error (8-bit mode)		-	±1; Note 1	LSB
OS <sub>e</sub>	offset error	see Notes 10, 15	-	±2	LSB
G <sub>e</sub>	gain error		-	±0.4	%
A <sub>e</sub>	absolute voltage error	see Notes 10, 16	-	±3	LSB
M <sub>ctc</sub>	channel-to-channel matching		-	±1	LSB
C <sub>t</sub>	crosstalk between analog inputs of Port 1	0 to 100 kHz; see Notes 17, 18	-	-60	dB

P8xC591

### Notes to the DC characteristics

- 1. 8-bit mode
- 2. See Figures 62 through 64 for I<sub>DD</sub> test conditions.
- 3. The operating supply current is measured with all output pins disconnected; XTAL1 driven with  $t_r = t_f = 10 \text{ ns}$ ;  $V_{IL} = V_{SS} + 0.5 \text{ V}$ ;  $V_{IH} = V_{DD} 0.5 \text{ V}$ ; XTAL2 not connected;  $\overline{EA} = \text{Port } 0 = V_{DD}$ ;  $= \overline{RST} = V_{SS}$ .
- 4. The Idle mode supply current is measured with all output pins disconnected; XTAL1 driven with  $t_r = t_f = 10$  ns;  $V_{IL} = V_{SS} + 0.5$  V;  $V_{IH} = V_{DD} 0.5$  V; XTAL2 not connected; Port  $0 = \overline{RST} = V_{DD}$ ;  $\overline{EA} = V_{SS}$ .
- 5. The Power-down current is measured with all output pins disconnected; XTAL2 not connected;  $\overline{RST}$  = Port 0 = V<sub>DD</sub>;  $\overline{EA}$  = XTAL1 = V<sub>SS</sub>.
- 6. The input threshold voltage of P1.6 and P1.7 (SIO1) meets the I<sup>2</sup>C specification, so an input voltage below 1.5 V will be recognized as a logic 0 while an input voltage above 3.0 V will be recognized as a logic 1.
- Pins of Port 1 (except P1.6, P1.7), 2 and 3 source a transition current when they are being externally driven from HIGH to LOW. The transition current reaches its maximum value when V<sub>IN</sub> is approximately 2 V.
- 8. Capacitive loading on Ports 0 and 2 may cause spurious noise to be superimposed on the V<sub>OL</sub> of ALE and Ports 1 and 3. The noise is due to external bus capacitance discharging into the Port 0 and Port 2 pins when these pins make HIGH-to-LOW transitions during bus operations. In the worst cases (capacitive loading > 100pF), the noise pulse on the ALE pin may exceed 0.8 V. In such cases, it may be desirable to qualify ALE with a Schmitt Trigger, or use an address latch with a Schmitt Trigger STROBE input. I<sub>OL</sub> can exceed these conditions provided that no single outputs sinks more than 5 mA and no more than two outputs exceed in the test conditions.
- Capacitive loading on Ports 0 and 2 may cause the V<sub>OH</sub> on ALE and PSEN to momentarily fall below the 0.9 V<sub>DD</sub> specification when the address bits are stabilizing.
- 10. Conditions:  $AV_{SS} = 0 V$ ;  $V_{DD} = 5.0 V$ . Measurement by continuous conversion of  $AV_{IN} = -20 \text{ mV}$  to 5.12 V in steps of 0.5 mV, derivating parameters from collected conversion results of ADC.  $AV_{REF+}$  (P8xC591) = 4.977 V, ADC is monotonic with not missing codes.
- 11. The differential non-linearity (D<sub>Le</sub>) is the difference between the actual step width and the ideal step width (see Fig.54).
- 12. The ADC is monotonic; there are no missing codes.
- 13. The integral non-linearity (I<sub>Le</sub>) is the peak difference between the centre of the steps of the actual and the ideal transfer curve after appropriate adjustment of gain and offset error (see Fig.54).
- 14. The offset error (OS<sub>e</sub>) is the absolute difference between the straight line which fits the actual transfer curve (after removing gain error), and a straight line which fits the ideal transfer curve (see Fig.54).
- 15. The gain error (G<sub>e</sub>) is the relative difference in percent between the straight line fitting the actual transfer curve (after removing offset error), and the straight line which fits the ideal transfer curve. Gain error is constant at every point on the transfer curve (see Fig.54).
- 16. The absolute voltage error (A<sub>e</sub>) is the maximum difference between the centre of the steps of the actual transfer curve of the non-calibrated ADC and the ideal transfer curve.
- 17. This should be considered when both analog and digital signals are simultaneously input to Port 1.
- 18. The parameter is guaranteed by design and characterized, but is not production tested.


## P8xC591

#### 25 AC CHARACTERISTICS

 $V_{DD}$  = 5 V ± 5%;  $V_{SS}$  = 0 V;  $T_{amb}$  = -40 °C to +85°C;  $C_L$  = 100 pF for Port 0, ALE and  $\overline{PSEN}$ ;  $C_L$  = 80 pF for all other outputs unless otherwise specified.

evmpol		12 MHz	CLOCK	VARIABL	UNIT	
SYMBOL	PARAMETER	MIN.	MAX.	MIN.	MAX.	
External P	rogram Memory; see Fig.55		•		1	1
1/f <sub>CLK</sub>	System clock frequency; see Note 1			3.5	12	MHz
t <sub>LHLL</sub>	ALE pulse width	58	_	t <sub>CLK</sub> – 25	-	ns
t <sub>AVLL</sub>	address valid to ALE LOW	17	_	0.5 t <sub>CLK</sub> – 25	_	ns
t <sub>LLAX</sub>	address hold after ALE LOW	17	_	0.5 t <sub>CLK</sub> – 25	-	ns
t <sub>LLIV</sub>	ALE LOW to valid instruction in	-	102	-	2 t <sub>CLK</sub> – 65	ns
t <sub>LLPL</sub>	ALE LOW to PSEN LOW	17	_	0.5 t <sub>CLK</sub> – 25	_	ns
t <sub>PLPH</sub>	PSEN pulse width	80	-	1.5 t <sub>CLK</sub> – 45	_	ns
t <sub>PLIV</sub>	PSEN LOW to valid instruction in	-	65	-	1.5 t <sub>CLK</sub> – 60	ns
t <sub>PXIX</sub>	input instruction hold after PSEN	0	-	0	_	ns
t <sub>PXIZ</sub>	input instruction float after PSEN	-	17	-	0.5 t <sub>CLK</sub> – 25	ns
t <sub>AVIV</sub>	address to valid instruction in	-	128	-	2.5 t <sub>CLK</sub> – 80	ns
t <sub>PLAZ</sub>	PSEN LOW to address float	-	10	-	10	ns
External D	ata Memory; see Fig.56 and Fig.57		-			
t <sub>RLRH</sub>	RD pulse width	150	-	3 t <sub>CLK</sub> – 100	_	ns
t <sub>WLWH</sub>	WR pulse width	150	_	3 t <sub>CLK</sub> – 100	_	ns
t <sub>RLDV</sub>	RD LOW to valid data in	_	118	-	2.5 t <sub>CLK</sub> – 90	ns
t <sub>RHDX</sub>	data hold after RD	0	_	0	_	ns
t <sub>RHDZ</sub>	data float after RD	_	63	_	t <sub>CLK</sub> – 20	ns
t <sub>LLDV</sub>	ALE LOW to valid data in	_	183	-	4 t <sub>CLK</sub> – 150	ns
t <sub>AVDV</sub>	address to valid data in	_	210	-	4.5 t <sub>CLK</sub> – 165	ns
t <sub>LLWL</sub>	ALE LOW to RD or WR LOW	75	175	1.5 t <sub>CLK</sub> – 50	1.5 t <sub>CLK</sub> + 50	ns
t <sub>AVWL</sub>	address valid to RD or WR LOW	92	-	2 t <sub>CLK</sub> – 75	_	ns
t <sub>QVWX</sub>	data valid to WR transition	12	-	0.5 t <sub>CLK</sub> - 30	_	ns
t <sub>WHQX</sub>	data hold after WR	6	-	0.5 t <sub>CLK</sub> – 25 –		ns
t <sub>QVWH</sub>	data valid time WR HIGH	162	-	3.5 t <sub>CLK</sub> – 130	_	ns
t <sub>RLAZ</sub>	RD LOW to address float	-	0	- 0		ns
t <sub>WHLH</sub>	RD or WR HIGH to ALE HIGH	17	67	0.5 t <sub>CLK</sub> – 25	0.5 t <sub>CLK</sub> + 25	ns
External C	lock; see Fig.58					
t <sub>CHCX</sub>	high time	37.5	45.8 t <sub>CLK</sub> × 0.45 t <sub>CLK</sub> ×		$t_{CLK} \times 0.55$	ns
t <sub>CLCX</sub>	low time	37.5	45.8	$t_{CLK} \times 0.45$	$t_{CLK} \times 0.55$	ns
t <sub>CLCH</sub>	rise time	-	20	-	20	ns
t <sub>CHCL</sub>	fall time	_	20	-	20	ns
	P	1		•	•	

### P8xC591

SYMBOL	PARAMETER	12 MHz CLOCK		VARIABLI	UNIT	
STIVIBUL	FARAMETER	MIN.	MAX.	MIN.	MAX.	
UART Timing - Shift Register Mode; see Fig.59						
t <sub>XLXL</sub>	serial port clock cycle time	500	_	6 t <sub>CLK</sub>	_	ns
t <sub>QVXH</sub>	output data setup to clock rising edge	284	-	5 t <sub>CLK</sub> – 133	_	ns
t <sub>XHQX</sub>	output data hold after clock rising edge	53	-	t <sub>CLK</sub> -30	_	ns
t <sub>XHDX</sub>	input data hold after clock rising edge	0	-	0	_	ns
t <sub>XHDV</sub>	clock rising edge to input data valid	-	284	_	5 t <sub>CLK</sub> –133	ns

#### Note

1. Parts a guaranteed to operate down to 0 Hz.

#### Table 112 I<sup>2</sup>C-bus interface timing

All values referred to  $V_{IH(min)}$  and  $V_{IL(max)}$  levels; see Fig.61.

CYMPOL		I <sup>2</sup> C-BUS			
SYMBOL	PARAMETER	INPUT	OUTPUT		
t <sub>HD;STA</sub>	START condition hold time	≥ 7 t <sub>CLK</sub>	> 4.0 µs <sup>(1)</sup>		
t <sub>LOW</sub>	LOW period of the SCL clock	≥ 8 t <sub>CLK</sub>	> 4.7 µs <sup>(1)</sup>		
t <sub>HIGH</sub>	HIGH period of the SCL clock	≥ 7 t <sub>CLK</sub>	> 4.0 µs <sup>(1)</sup>		
t <sub>RC</sub>	rise time of SCL signals	≤ 1 μs	_ (2)		
t <sub>FC</sub>	fall time of SCL signals	≤ 0.3 μs	< 3.0 µs <sup>(3)</sup>		
t <sub>SU;DAT1</sub>	data set-up time	≥ 250 ns	> 10 t <sub>CLK</sub> – t <sub>RD</sub>		
t <sub>SU;DAT2</sub>	SDA set-up time (before repeated START condition)	≥ 250 ns	> 1 µs <sup>(1)</sup>		
t <sub>SU;DAT3</sub>	SDA set-up time (before STOP condition)	≥ 250 ns	> 4 t <sub>CLK</sub>		
t <sub>HD;DAT</sub>	data hold time	≥ 0 ns	$> 4 t_{CLK} - t_{FC}$		
t <sub>SU;STA</sub>	set-up time for a repeated START condition	≥ 7 t <sub>CLK</sub>	> 4.7 µs <sup>(1)</sup>		
t <sub>SU;STO</sub>	set-up time for STOP condition	≥ 7 t <sub>CLK</sub>	> 4.0 µs <sup>(1)</sup>		
t <sub>BUF</sub>	bus free time between	$\geq$ 7 t <sub>CLK</sub>	> 4.7 µs <sup>(1)</sup>		
t <sub>RD</sub>	rise time of SDA signals	≤ 1 μs	_ (2)		
t <sub>FD</sub>	fall time of SDA signals	≤ 0.3 μs	< 0.3 µs <sup>(3)</sup>		

#### Notes

- 1. At 100 kbit/s. At other bit rates this value is inversely proportional to the bit-rate of 100 kbit/s.
- 2. Determined by the external bus-line capacitance and the external bus-line pull-resistor, this must be < 1  $\mu$ s.
- Spikes on the SDA and SCL lines with a duration of less than 3 t<sub>CLK</sub> will be filtered out. Maximum capacitance on bus-lines SDA and SCL = 400 pF.
- 4.  $t_{CLK} = 1/f_{CLK} =$  one oscillator clock period at pin XTAL1. For 83 ns <  $t_{CLK}$  < 285 ns (12 MHz >  $f_{CLK}$  > 3.5 MHz) the SI01 interface meets the I<sup>2</sup>C-bus specification for bit-rates up to 100 kbit/s.
- 5. These values are guaranteed but not 100% production tested.







WR

PSEN

ALE

PORT 2

PORT 0







#### P8xC591





(5) Note, during reset = active the power consumption will be reduced by an internal clock divider by two.

Fig.63 I<sub>DD</sub> Test Conditions, Active Mode.







#### P8xC591

#### 25.1 Timing symbol definitions

#### Oscillator:

f<sub>CLK</sub> = clock frequency

t<sub>CLK</sub> = clock period

#### Timing symbols (acronyms):

Each timing symbol has five characters. The first character is always a 't' (= time). the remaining four characters of the symbol (typed in subscript), depending on their relative positions, indicate the name of a signal or the logical status of that signal. the designations are as follows:

- A =address
- C = clock
- D = input data
- H = logic level HIGH
- *I* = instruction (program memory contents)
- L = Logic level LOW or ALE
- $P = \overline{PSEN}$
- Q = output data
- $R = \overline{RD}$  signal
- t = time
- V = valid
- $W = \overline{WR}$  signal
- X = no longer a valid logic level
- Z = float

#### Examples:

 $t_{AVLL}$  = time for address valid to ALE LOW  $t_{LLPL}$  = time for ALE LOW to PSEN LOW

#### 26 EPROM CHARACTERISTICS

The P8xC591 contains three signature bytes that can be read and used by an EPROM programming system to identify the device. The signature bytes identify the device as an P8xC591 manufactured by Philips:

- (030H) = 15H indicates manufactured by Philips
- (0031H) = 98H indicates Hamburg
- (60H) = 01H indicates P87C591

#### 26.1 Program verification

If security bits 2 or 3 have not been programmed, the on-chip program memory can be read out for program verification.

If the encryption table has been programmed, the data presented at port 0 will be exclusive NOR of the program byte with one of the encryption bytes. The user will have to know the encryption table contents in order to correctly decode the verification data. The encryption table itself cannot be read out.

#### 26.2 Security bits

With none of the security bits programmed the code in the program memory can be verified. If the encryption table is programmed, the code will be encrypted when verified. When only security bit 1 (see Table 113) is programmed, MOVC instructions executed from external program memory are disabled from fetching code bytes from the internal memory.  $\overrightarrow{EA}$  is latched on Reset and all further programming of the EPROM is disabled. When security bits 1 and 2 are programmed, in addition to the above, verify mode is disabled.

When all three security bits are programmed, all of the conditions above apply and all external program memory execution is disabled.

PROGRAM LOCK BITS <sup>(1)</sup>	SB1	SB2	SB3	PROTECTION DESCRIPTION
1	U	U	U	No Program Security features enabled. (Code verify will still be encrypted by the Encryption Array if programmed.).
2	P	U	U	MOVC instructions executed from external Program Memory are disabled from fetching code bytes from internal memory, $\overline{EA}$ is sampled and latched on reset, and further programming of the EPROM is disabled.
3	Р	Р	U	Same as 2, also verify is disabled.
4	Р	Р	Р	Same as 3, and external memory execution is disabled.

## **Table 113** Program security bits for EPROM devicesP = programmed; U = unprogrammed.

#### Note

1. Any other combination of the security bits is not defined.

P8xC591

## Single-chip 8-bit microcontroller with CAN controller

#### 27 PACKAGE OUTLINES

#### PLCC44: plastic leaded chip carrier; 44 leads



OUTLINE		REFERENCES				ISSUE DATE
VERSION	IEC	JEDEC	EIAJ		PROJECTION ISSUE DATE	
SOT187-2	112E10	MO-047AC				<del>95-02-25</del> 97-12-16

## SOT187-2



P8xC591

#### 28 SOLDERING

#### 28.1 Plastic leaded-chip carriers/quad flat-packs

#### 28.1.1 BY WAVE

During placement and before soldering, the component must be fixed with a droplet of adhesive. After curing the adhesive, the component can be soldered. The adhesive can be applied by screen printing, pin transfer or syringe dispensing.

Maximum permissible solder temperature is 260 °C, and maximum duration of package immersion in solder bath is 10 s, if allowed to cool to less than 150 °C within 6 s. Typical dwell time is 4 s at 250 °C.

A modified wave soldering technique is recommended using two solder waves (dual-wave), in which a turbulent wave with high upward pressure is followed by a smooth laminar wave. Using a mildly-activated flux eliminates the need for removal of corrosive residues in most applications.

#### 28.1.2 BY SOLDER PASTE REFLOW

Reflow soldering requires the solder paste (a suspension of fine solder particles, flux and binding agent) to be applied to the substrate by screen printing, stencilling or pressure-syringe dispensing before device placement. Several techniques exist for reflowing; for example, thermal conduction by heated belt, infrared, and vapour-phase reflow. Dwell times vary between 50 and 300 s according to method. Typical reflow temperatures range from 215 to 250 °C.

Preheating is necessary to dry the paste and evaporate the binding agent. Preheating duration: 45 min at 45 °C.

28.1.3 REPAIRING SOLDERED JOINTS (BY HAND-HELD SOLDERING IRON OR PULSE-HEATED SOLDER TOOL)

Fix the component by first soldering two, diagonally opposite, end pins. Apply the heating tool to the flat part of the pin only. Contact time must be limited to 10 s at up to 300 °C. When using proper tools, all other pins can be soldered in one operation within 2 to 5 s at between 270 and 320 °C. (Pulse-heated soldering is not recommended for SO packages.

For pulse-heated solder tool (resistance) soldering of VSO packages, solder is applied to the substrate by dipping or by an extra thick tin/lead plating before package placement.

#### **29 DEFINITIONS**

Data sheet status					
Objective specification	This data sheet contains target or goal specifications for product development.				
Preliminary specification	This data sheet contains preliminary data; supplementary data may be published later.				
Product specification	This data sheet contains final product specifications.				
Limiting values					
Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation					

of the device at these or at any other conditions above those given in the Characteristics sections of this specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

#### Application information

Where application information is given, it is advisory and does not form part of the specification.

#### **30 LIFE SUPPORT APPLICATIONS**

These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips for any damages resulting from such improper use or sale.