

OPA322, OPA322S OPA2322, OPA2322S OPA4322, OPA4322S

SBOS538C - JANUARY 2011-REVISED NOVEMBER 2011

www.ti.com

20-MHz, Low-Noise, 1.8-V, RRI/O, CMOS Operational Amplifier with Shutdown

Check for Samples: OPA322, OPA322S, OPA2322, OPA2322S, OPA4322, OPA4322S

FEATURES

Gain Bandwidth: 20 MHz

Low Noise: 8.5 nV/√Hz at 1 kHz

Slew Rate: 10 V/µs
 Low THD+N: 0.0005%

· Rail-to-Rail I/O

Offset Voltage: 2 mV (max)
 Supply Voltage: 1.8 V to 5.5 V
 Supply Current: 1.5 mA/ch
 Shutdown: 0.1 µA/ch

Unity-Gain Stable

Small Packages:

SOT23, DFN, MSOP, TSSOP

APPLICATIONS

- Sensor Signal Conditioning
- Consumer Audio
- Multi-Pole Active Filters
- Control-Loop Amplifiers
- Communications
- Security
- Scanners

DESCRIPTION

The OPA322 series consists of single, dual, and quad-channel CMOS operational amplifiers featuring low noise and rail-to-rail inputs/outputs optimized for low-power, single-supply applications. Specified over a wide supply range of 1.8 V to 5.5 V, the low quiescent current of only 1.5 mA per channel make these devices well-suited for power-sensitive applications.

The combination of very low noise (8.5 nV/ $\sqrt{\text{Hz}}$ at 1 kHz), high gain-bandwidth (20 MHz), and fast slew rate (10 V/ μ s) make the OPA322 family ideal for a wide range of applications, including signal conditioning and sensor amplification requiring high gains. Featuring low THD+N, the OPA322 series is also excellent for consumer audio applications, particularly for single-supply systems.

The OPAx322S models include a shutdown mode allowing the amplifiers to be switched from normal operation to a standby current that is typically less than 0.1 μ A.

The OPA322 (single version) is available in SOT23-5 and SOT23-6, while the OPA2322 (dual version) is offered in MSOP-8, MSOP-10, SO-8, and DFN-8 packages. The quad versions OPA4322 come in TSSOP-14 and TSSOP-16 packages. All versions are specified for operation from -40°C to +125°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

FilterPro is a trademark of Texas Instruments Incorporated. All other trademarks are the property of their respective owners.





This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

PACKAGE/ORDERING INFORMATION(1)

PRODUCT	PACKAGE-LEAD	PACKAGE DESIGNATOR	PACKAGE MARKING
OPA322	SOT23-5	DBV	RAD
OPA322S ⁽²⁾	SOT23-6	DBV	RAF
	SO-8	D	O2322A
OPA2322	MSOP-8	DGK	OOZI
	DFN-8	DRG	OPCI
OPA2322S ⁽²⁾	MSOP-10	DGS	ОРВІ
OPA4322 ⁽²⁾	TSSOP-14	PW	OPA4322
OPA4322S ⁽²⁾	TSSOP-16	PW	OPA4322S

⁽¹⁾ For the most current package and ordering information, see the Package Option Addendum located at the end of this data sheet, or visit the device product folder at www.ti.com.

ABSOLUTE MAXIMUM RATINGS(1)

Over operating free-air temperature range, unless otherwise noted.

		OPA322, OPA322S, OPA2322, OPA2322S, OPA4322, OPA4322S	UNIT
Supply voltage, V _S	= (V+) - (V-)	6	V
Cianal inner ains	Voltage ⁽²⁾	(V–) – 0.5 to (V+) + 0.5	V
Signal input pins	Current ⁽²⁾	±10	mA
Output short-circuit	current ⁽³⁾	Continuous	mA
Operating tempera	ture, T _A	-40 to +150	°C
Storage temperatur	re, T _{stg}	-65 to +150	°C
Junction temperatu	re, T _J	+150	°C
	Human body model (HBM)	4000	V
ESD ratings	Charged device model (CDM)	1000	V
	Machine model (MM)	200	V

⁽¹⁾ Stresses above these ratings may cause permanent damage. Exposure to absolute maximum conditions for extended periods may degrade device reliability. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those specified is not implied.

⁽²⁾ Product preview device.

⁽²⁾ Input terminals are diode-clamped to the power-supply rails. Input signals that can swing more than 0.5 V beyond the supply rails should be current limited to 10 mA or less.

⁽³⁾ Short-circuit to ground, one amplifier per package.



ELECTRICAL CHARACTERISTICS: $V_s = +1.8 \text{ V}$ to +5.5 V, or ±0.9 V to ±2.75 V

Boldface limits apply over the specified temperature range, $T_A = -40^{\circ}C$ to $+125^{\circ}C$. At $T_A = +25^{\circ}C$, $R_L = 10$ kΩ connected to $V_S/2$, $V_{CM} = V_S/2$, $V_{OUT} = V_S/2$, and $\overline{SHDN_x} = V_S+$, unless otherwise noted.

		- 13-5, 1001 13-5, 1001 13-5, a.i.u. c.		2, OPA322S, O 2S, OPA4322, O		
PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
OFFSET VOLTAGE				<u>'</u>		<u> </u>
Input offset voltage	Vos			0.5	2	mV
vs Temperature	dV _{os} /dT	V _S = +5.5 V		1.8	6	μ V/ °C
vs Power supply	PSR	V _S = +1.8 V to +5.5 V		10	50	μV/V
Over temperature		V _S = +1.8 V to +5.5 V		20	65	μ V/V
Channel separation		At 1 kHz		130		dB
INPUT VOLTAGE		,		<u>'</u>		
Common-mode voltage range	V _{CM}		(V-) - 0.1		(V+) + 0.1	V
Common-mode rejection ratio	CMRR	$(V-) - 0.1 V < V_{CM} < (V+) + 0.1 V$	90	100		dB
Over temperature		-	90			dB
INPUT BIAS CURRENT				'		*
Input bias current	I _B			±0.2	±10	pA
		$T_A = -40^{\circ}C$ to $+85^{\circ}C$			±50	pА
Over temperature		OPA322, OPA322S, T _A = -40°C to +125°C			±800	pА
		OPA2322, OPA2322S, T _A = -40°C to +125°C			±400	рA
Input offset current	Ios			±0.2	±10	pA
_		$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$			±50	pA
Over temperature		T _A = -40°C to +125°C			±400	pА
NOISE				1	<u> </u>	·
Input voltage noise		f = 0.1 Hz to 10 Hz		2.8		μV_{PP}
		f = 1 kHz		8.5		nV/√Hz
Input voltage noise density	e _n	f = 10 kHz		7		nV/√Hz
Input current noise density	i _n	f = 1 kHz		0.6		fA/√ Hz
INPUT CAPACITANCE					l	L
Differential				5		pF
Common-mode				4		pF
OPEN-LOOP GAIN					l	L
		$0.1 \text{ V} < \text{V}_{\Omega} < (\text{V+}) - 0.1 \text{ V}, R_{L} = 10 \text{ k}\Omega$	100	130		dB
Open-loop voltage gain	A_{OL}	$0.1 \text{ V} < \text{V}_{\text{O}} < (\text{V+}) - 0.1 \text{ V}, \text{R}_{\text{L}} = 10 \text{ k}\Omega$	94			dB
Phase margin	PM	$V_{S} = 5 \text{ V}, C_{L} = 50 \text{ pF}$		47		Degrees
FREQUENCY RESPONSE		V _S = 5.0 V, C _L = 50 pF				
Gain bandwidth product	GBP	Unity gain		20		MHz
Slew rate	SR	G = +1		10		V/µs
		To 0.1%, 2-V step, G = +1		0.25		μs
Settling time	t _S	To 0.01%, 2-V step, G = +1		0.32		μs
Overload recovery time		$V_{IN} \times G > V_{S}$		100		ns
Total harmonic distortion +		$V_O = 4 V_{PP}, G = +1, f = 10 \text{ kHz}, R_L = 10 \text{ k}\Omega$		0.0005		%
noise ⁽¹⁾	THD+N	$V_{O} = 2 V_{PP}, G = +1, f = 10 \text{ kHz}, R_{L} = 600 \Omega$		0.0011		%

⁽¹⁾ Third-order filter; bandwidth = 80 kHz at −3 dB.



ELECTRICAL CHARACTERISTICS: $V_s = +1.8 \text{ V to } +5.5 \text{ V}$, or $\pm 0.9 \text{ V to } \pm 2.75 \text{ V}$ (continued)

Boldface limits apply over the specified temperature range, $T_A = -40^{\circ}$ C to +125°C.

At $T_A = +25^{\circ}C$, $R_L = 10 \text{ k}\Omega$ connected to $V_S/2$, $V_{CM} = V_S/2$, $V_{OUT} = V_S/2$, and $\overline{SHDN_X} = V_S+$, unless otherwise noted.

				2, OPA322S, O S, OPA4322, 0			
PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT	
ОИТРИТ							
Voltage output swing from both rails	Vo	$R_L = 10 \text{ k}\Omega$		10	20	mV	
Over temperature		$R_L = 10 \text{ k}\Omega$			30	mV	
Short-circuit current	I _{SC}	V _S = 5.5 V		±65		mA	
Capacitive load drive	C_L		See T	ypical Charact	eristics		
Open-loop output resistance	Ro	I _O = 0 mA, f = 1 MHz		90		Ω	
POWER SUPPLY							
Specified voltage range	Vs		1.8		5.5	V	
Quiescent current per amplifier	IQ	$I_{O} = 0 \text{ mA}, V_{S} = +5.5 \text{ V}$					
OPA322, OPA322S		$I_{O} = 0 \text{ mA}, V_{S} = +5.5 \text{ V}$		1.6	1.9	mA	
Over temperature		$I_0 = 0 \text{ mA}, V_S = +5.5 \text{ V}$			2	mA	
OPA2322, OPA2322S		$I_{O} = 0 \text{ mA}, V_{S} = +5.5 \text{ V}$		1.5	1.75	mA	
Over temperature		$I_0 = 0 \text{ mA}, V_S = +5.5 \text{ V}$			1.85	mA	
OPA4322, OPA4322S		$I_{O} = 0 \text{ mA}, V_{S} = +5.5 \text{ V}$		1.4	1.65	mA	
Over temperature		I _O = 0 mA, V _S = +5.5 V			TBD	mA	
Power-on time		$V_{S+} = 0 \text{ V to 5 V, to 90\% I}_{Q} \text{ level}$		28		μs	
SHUTDOWN ⁽²⁾		V _S = 1.8 V to 5.5 V	•				
Quiescent current, per amplifier	I_{QSD}	All amplifiers disabled, $\overline{SHDN} = V_{S-}$		0.1	0.5	μA	
ODA2222C only		$\overline{SHDN_A} = V_{S-}, \overline{SHDN_B} = V_{S+}$		1.6		mA	
OPA2322S only		$\overline{SHDN_A} = V_{S+}, \overline{SHDN_B} = V_{S-}$		1.6		mA	
High voltage (enabled)	V _{IH}	Amplifier enabled	0.7 × V _{S+}		5.5	V	
Low voltage (disabled)	V_{IL}	Amplifier disabled			0.3 × V _{S+}	V	
Amplifier enable time (3)	t _{ON}	G = 1, $V_{OUT} = 0.9 \times V_{S}/2$, full shutdown ⁽⁴⁾		20		μs	
Amplifier enable time, (3) OPA2322S only	t _{ON}	Partial shutdown ⁽⁴⁾		6		μs	
Amplifier disable time ⁽³⁾	t _{OFF}	$G = 1$, $V_{OUT} = 0.1 \times V_{S}/2$		3		μs	
CLIDN sin input him surrent (r = = = i=)		V _{IH} = 5.0 V		0.13		μA	
SHDN pin input bias current (per pin)		V _{IL} = 0 V		0.04		μA	
TEMPERATURE							
Specified range			-40		+125	°C	
Operating range			-40		+150	°C	

⁽²⁾ Ensured by design and characterization; not production tested.

 ⁽³⁾ Disable time (t_{OFF}) and enable time (t_{ON}) are defined as the time interval between the 50% point of the signal applied to the SHDN pin and the point at which the output voltage reaches the 10% (disable) or 90% (enable) level.
 (4) Full shutdown refers to the dual OPA2322S having both channels A and B disabled (SHDN_A = SHDN_B = V_S) and the quad

⁽⁴⁾ Full shutdown refers to the dual OPA2322S having both channels A and B disabled (SHDN_A = SHDN_B = V_S_) and the quad OPA4322S having all channels A to D disabled (SHDN_A/B = SHDN_C/D = V_S_). For partial shutdown, only one SHDN pin is exercised; in this mode, the internal biasing and oscillator remain operational and the enable time is shorter.



THERMAL INFORMATION: OPA322

		OPA322	OPA322S	
	THERMAL METRIC ⁽¹⁾	DBV	DBV	UNITS
		5 PINS	6 PINS	
θ_{JA}	Junction-to-ambient thermal resistance	219.3	177.5	
$\theta_{JC(top)}$	Junction-to-case(top) thermal resistance	107.5	108.9	
θ_{JB}	Junction-to-board thermal resistance	57.5	27.4	°C/W
ΨЈТ	Junction-to-top characterization parameter	7.4	13.3	C/VV
ΨЈВ	Junction-to-board characterization parameter	56.9	26.9	
$\theta_{JC(bottom)}$	Junction-to-case(bottom) thermal resistance	n/a	n/a	

⁽¹⁾ For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

THERMAL INFORMATION: OPA2322

			OPA2322		OPA2322S	
	THERMAL METRIC ⁽¹⁾	D	DRG	DGK	DGS	
		8 PINS	8 PINS	8 PINS	10 PINS	UNITS
θ_{JA}	Junction-to-ambient thermal resistance	122.6	50.6	174.8	171.5	
$\theta_{JC(top)}$	Junction-to-case(top) thermal resistance	67.1	54.9	43.9	43.0	
θ_{JB}	Junction-to-board thermal resistance	64.0	25.2	95.0	91.4	°C/W
ΨЈТ	Junction-to-top characterization parameter	13.2	0.6	2.0	1.9	C/VV
Ψ_{JB}	Junction-to-board characterization parameter	63.4	25.3	93.5	89.9	
$\theta_{JC(bottom)}$	Junction-to-case(bottom) thermal resistance	n/a	5.7	n/a	n/a	

⁽¹⁾ For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.


THERMAL INFORMATION: OPA4322

		OPA4322	OPA4322S		
	THERMAL METRIC ⁽¹⁾	PW	PW		
		14 PINS	16 PINS	UNITS	
θ_{JA}	Junction-to-ambient thermal resistance	109.8	105.9		
$\theta_{JC(top)}$	Junction-to-case(top) thermal resistance	34.9	28.1		
θ _{JB}	Junction-to-board thermal resistance	52.5	51.1	°C 111	
₽ ЈТ	Junction-to-top characterization parameter	2.2	0.8	°C/W	
ΨЈВ	Junction-to-board characterization parameter	51.8	50.4		
θ _{JC(bottom)}	Junction-to-case(bottom) thermal resistance	n/a	n/a		


⁽¹⁾ For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.




PIN CONFIGURATIONS




DBV PACKAGE SOT23-6 (TOP VIEW)



DGS PACKAGE MSOP-10 (TOP VIEW)




D, DGK PACKAGES SO-8, MSOP-8 (TOP VIEW)




- (1) Connect thermal pad to V-.
- (2) Pad size: 2mm × 1.2mm.


DRG PACKAGE⁽¹⁾⁽²⁾ DFN-8 (TOP VIEW)



PW PACKAGE TSSOP-14 (TOP VIEW)




PW PACKAGE TSSOP-16 (TOP VIEW)





TYPICAL CHARACTERISTICS

At T_A = +25°C, V_{CM} = V_{OUT} = mid-supply, and R_L = 10 k Ω , unless otherwise noted.








Figure 2.




Figure 3.




Figure 4.




Figure 5.




Figure 6.



At T_A = +25°C, V_{CM} = V_{OUT} = mid-supply, and R_L = 10 k Ω , unless otherwise noted.

OFFSET VOLTAGE PRODUCTION HISTOGRAM




Figure 7.

OFFSET VOLTAGE vs COMMON-MODE VOLTAGE




Figure 8.

INPUT VOLTAGE NOISE SPECTRAL DENSITY vs FREQUENCY




Figure 9.

0.1 Hz TO 10 Hz INPUT VOLTAGE NOISE




Figure 10.

CLOSED-LOOP GAIN vs FREQUENCY




Figure 11.

CLOSED-LOOP GAIN vs FREQUENCY




Figure 12.



At T_A = +25°C, V_{CM} = V_{OUT} = mid-supply, and R_L = 10 k Ω , unless otherwise noted.




Figure 13.




Figure 14.

OPEN-LOOP OUTPUT IMPEDANCE vs FREQUENCY




Figure 15.




Figure 16.




Figure 17.




Figure 18.



At $T_A = +25$ °C, $V_{CM} = V_{OUT} = \text{mid-supply}$, and $R_L = 10 \text{ k}\Omega$, unless otherwise noted.

THD+N vs FREQUENCY 0.1 Frequency = 10 kHz $V_{\rm IN}$ = 4 $V_{\rm PP}$ $V_{\rm S}$ = ±2.5 V G = +1 $V_{\rm IV}$ $V_{\rm IN}$ = 10 kHz $V_{\rm IN}$ = 10 kHz $V_{\rm IN}$ = 10 kHz $V_{\rm IN}$ = 4 $V_{\rm PP}$ $V_{\rm S}$ = ±2.5 $V_{\rm IN}$

Frequency (Hz) Figure 19.




Figure 20.




Figure 21.




Figure 22.




Figure 23.





Figure 24.



At T_A = +25°C, V_{CM} = V_{OUT} = mid-supply, and R_L = 10 k Ω , unless otherwise noted.





APPLICATION INFORMATION

OPERATING VOLTAGE

The OPA322 series op amps are unity-gain stable and can operate on a single-supply voltage (1.8 V to 5.5 V), or a split-supply voltage (± 0.9 V to ± 2.75 V), making them highly versatile and easy to use. The power-supply pins should have local bypass ceramic capacitors (typically 0.001 μ F to 0.1 μ F). These amplifiers are fully specified from +1.8 V to +5.5 V and over the extended temperature range of -40°C to +125°C. Parameters that can exhibit variance with regard to operating voltage or temperature are presented in the Typical Characteristics.

INPUT AND ESD PROTECTION

The OPA322 incorporates internal electrostatic discharge (ESD) protection circuits on all pins. In the case of input and output pins, this protection primarily consists of current-steering diodes connected between the input and power-supply pins. These ESD protection diodes also provide in-circuit input overdrive protection, as long as the current is limited to 10 mA as stated in the Absolute Maximum Ratings table. Many input signals are inherently current-limited to less than 10 mA; therefore, a limiting resistor is not required. Figure 26 shows how a series input resistor (R_S) may be added to the driven input to limit the input current. The added resistor contributes thermal noise at the amplifier input and the value should be kept to the minimum in noise-sensitive applications.




Figure 26. Input Current Protection

PHASE REVERSAL

The OPA322 op amps are designed to be immune to phase reversal when the input pins exceed the supply voltages, therefore providing further in-system stability and predictability. Figure 27 shows the input voltage exceeding the supply voltage without any phase reversal.





Figure 27. No Phase Reversal



FEEDBACK CAPACITOR IMPROVES RESPONSE

For optimum settling time and stability with high-impedance feedback networks, it may be necessary to add a feedback capacitor across the feedback resistor, R_F, as shown in Figure 28. This capacitor compensates for the zero created by the feedback network impedance and the OPA322 input capacitance (and any parasitic layout capacitance). The effect becomes more significant with higher impedance networks.



NOTE: Where C_{IN} is equal to the OPA322 input capacitance (approximately 9 pF) plus any parasitic layout capacitance.

Figure 28. Feedback Capacitor Improves Dynamic Performance

It is suggested that a variable capacitor be used for the feedback capacitor because input capacitance may vary between op amps and layout capacitance is difficult to determine. For the circuit shown in Figure 28, the value of the variable feedback capacitor should be chosen so that the input resistance times the input capacitance of the OPA322 (typically 9 pF) plus the estimated parasitic layout capacitance equals the feedback capacitor times the feedback resistor:

$$R_{IN} \times C_{IN} = R_F \times C_F$$

Where:

 C_{IN} is equal to the OPA322 input capacitance (sum of differential and common-mode) plus the layout capacitance.

The capacitor value can be adjusted until optimum performance is obtained.

EMI SUSCEPTIBILITY AND INPUT FILTERING

Operational amplifiers vary in susceptibility to electromagnetic interference (EMI). If conducted EMI enters the device, the dc offset observed at the amplifier output may shift from the nominal value while EMI is present. This shift is a result of signal rectification associated with the internal semiconductor junctions. While all operational amplifier pin functions can be affected by EMI, the input pins are likely to be the most susceptible. The OPA322 operational amplifier family incorporates an internal input low-pass filter that reduces the amplifier response to EMI. Both common-mode and differential mode filtering are provided by the input filter. The filter is designed for a cutoff frequency of approximately 580 MHz (–3 dB), with a roll-off of 20 dB per decade.

OUTPUT IMPEDANCE

The open-loop output impedance of the OPA322 common-source output stage is approximately 90 Ω . When the op amp is connected with feedback, this value is reduced significantly by the loop gain. For each decade rise in the closed-loop gain, the loop gain is reduced by the same amount, which results in a ten-fold increase in effective output impedance. While the OPA322 output impedance remains very flat over a wide frequency range, at higher frequencies the output impedance rises as the open-loop gain of the op amp drops. However, at these frequencies the output also becomes capacitive as a result of parasitic capacitance. This characteristic, in turn, prevents the output impedance from becoming too high, which can cause stability problems when driving large capacitive loads. As mentioned previously, the OPA322 has excellent capacitive load drive capability for an op amp with its bandwidth.



CAPACITIVE LOAD AND STABILITY

The OPA322 is designed to be used in applications where driving a capacitive load is required. As with all op amps, there may be specific instances where the OPA322 can become unstable. The particular op amp circuit configuration, layout, gain, and output loading are some of the factors to consider when establishing whether an amplifier is stable in operation. An op amp in the unity-gain (+1 V/V) buffer configuration and driving a capacitive load exhibits a greater tendency to become unstable than an amplifier operated at a higher noise gain. The capacitive load, in conjunction with the op amp output resistance, creates a pole within the feedback loop that degrades the phase margin. The degradation of the phase margin increases as the capacitive loading increases. When operating in the unity-gain configuration, the OPA322 remains stable with a pure capacitive load up to approximately 1 nF.

The equivalent series resistance (ESR) of some very large capacitors ($C_L > 1 \mu F$) is sufficient to alter the phase characteristics in the feedback loop such that the amplifier remains stable. Increasing the amplifier closed-loop gain allows the amplifier to drive increasingly larger capacitance. This increased capability is evident when observing the overshoot response of the amplifier at higher voltage gains, as shown in Figure 30. One technique for increasing the capacitive load drive capability of the amplifier operating in unity gain is to insert a small resistor (R_S), typically 10 Ω to 20 Ω , in series with the output, as shown in Figure 29.

This resistor significantly reduces the overshoot and ringing associated with large capacitive loads. A possible problem with this technique is that a voltage divider is created with the added series resistor and any resistor connected in parallel with the capacitive load. The voltage divider introduces a gain error at the output that reduces the output swing. The error contributed by the voltage divider, however, may be insignificant. For instance, with a load resistance, $R_L = 10~k\Omega$ and $R_S = 20~\Omega$, the gain error is only about 0.2%. However, when R_L is decreased to 600 Ω , which the OPA322 is able to drive, the error increases to 7.5%.




Figure 29. Improving Capacitive Load Drive





Figure 30. Small-Signal Overshoot versus Capacitive Load (100-mV_{PP} output step)



OVERLOAD RECOVERY TIME

Overload recovery time is the time required for the output of the amplifier to come out of saturation and recover to the linear region. Overload recovery is particularly important in applications where small signals must be amplified in the presence of large transients. Figure 31 and Figure 32 show the positive and negative overload recovery times of the OPA322, respectively. In both cases, the time elapsed before the OPA322 comes out of saturation is less than 100 ns. In addition, the symmetry between the positive and negative recovery times allows excellent signal rectification without distortion of the output signal.






Figure 31. Positive Recovery Time

Figure 32. Negative Recovery Time

GENERAL LAYOUT GUIDELINES

The OPA322 is a wideband amplifier. To realize the full operational performance of the device, follow good high-frequency printed circuit board (PCB) layout practices. The bypass capacitors must be connected between each supply pin and ground as close to the device as possible. The bypass capacitor traces should be designed for minimum inductance.

LEADLESS DFN PACKAGE

The OPA2322 uses the DFN style package (also known as SON), which is a QFN with contacts on only two sides of the package bottom. This leadless package maximizes PCB space and offers enhanced thermal and electrical characteristics through an exposed pad. One of the primary advantages of the DFN package is its low height (0.8 mm).

DFN packages are physically small, and have a smaller routing area. Additionally, they offer improved thermal performance, reduced electrical parasitics, and a pinout scheme that is consistent with other commonly-used packages (such as SO and MSOP). The absence of external leads also eliminates bent-lead issues.

The DFN package can easily be mounted using standard PCB assembly techniques. See the application reports, QFN/SON PCB Attachment (SLUA271) and Quad Flatpack No-Lead Logic Packages (SCBA017), both available for download at www.ti.com. The exposed leadframe die pad on the bottom of the DFN package should be connected to the most negative potential (V–). The dimension of the exposed thermal die pad is 2 mm × 1.2 mm and is centered.



APPLICATION EXAMPLES

ACTIVE FILTER

The OPA322 is well-suited for active filter applications that require a wide bandwidth, fast slew rate, low-noise, single-supply operational amplifier. Figure 33 shows a 500-kHz, second-order, low-pass filter using the multiple-feedback (MFB) topology. The components have been selected to provide a maximally-flat Butterworth response. Beyond the cutoff frequency, roll-off is –40 dB/dec. The Butterworth response is ideal for applications that require predictable gain characteristics, such as the anti-aliasing filter used in front of an ADC.

One point to observe when considering the MFB filter is that the output is inverted, relative to the input. If this inversion is not required, or not desired, a noninverting output can be achieved through one of these options:

- 1. adding an inverting amplifier;
- 2. adding an additional second-order MFB stage; or
- 3. using a noninverting filter topology, such as the Sallen-Key (shown in Figure 34).

MFB and Sallen-Key, low-pass and high-pass filter synthesis is quickly accomplished using TI's FilterPro™ program. This software is available as a free download at www.ti.com.




Figure 33. Second-Order Butterworth 500-kHz Low-Pass Filter




Figure 34. OPA322 Configured as a Three-Pole, 20-kHz, Sallen-Key Filter



REVISION HISTORY

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

• (Changed status of OPA2322 SO-8 (D) to production data from product preview	
	Strainged status of St. 7.2022 SS S (D) to production data from product provider	2
Cha	nges from Revision A (May 2011) to Revision B	Page
	Updated OPA322 SOT23-5 device status from product preview to production data in Package/Ordering Information rable	2
• (Changed Input Bias Current Input bias current, Over temperature parameter in Electrical Characteristics table	3
	Changed Open-Loop Gain, <i>Open-loop voltage gain</i> parameter typical specification in the Electrical Characteristics table	3
• (Changed Open-Loop Gain, Phase margin parameter test conditions in the Electrical Characteristics table	3
• /	Added test conditions to Power Supply section in Electrical Characteristics table	4
	Changed Power Supply, Quiescent current per amplifier OPA322/S parameter maximum specification in the Electrical Characteristics	4
	Changed Power Supply, OPA322 Over temperature parameter amximum specification in the Electrical Characteristics table	4
	Changed Power Supply, Quiescent current per amplifier OPA4322/S parameter typical specification in the Electrical Characteristics	4
	Changed Shutdown, <i>Quiescent current, per amplifier</i> parameter maximum specification in Electrical Characteristics rable	4
• /	Added OPA322S thermal information to Thermal Information: OPA322 table	5
• /	Added OPA2322S thermal information to Thermal Information: OPA2322 table	5
• /	Added OPA4322S thermal information to Thermal Information: OPA4322 table	5
• (Jpdated Figure 1	7
• /	Added Figure 25	11
• (Changed Overload Recovery Time section	15

18-Nov-2011

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan ⁽²⁾	Lead/ Ball Finish	MSL Peak Temp ⁽³⁾	Samples (Requires Login)
OPA2322AID	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	
OPA2322AIDGKR	ACTIVE	MSOP	DGK	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	
OPA2322AIDGKT	ACTIVE	MSOP	DGK	8	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	
OPA2322AIDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	
OPA2322AIDRGR	ACTIVE	SON	DRG	8	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	
OPA2322AIDRGT	ACTIVE	SON	DRG	8	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	
OPA2322SAIDGSR	PREVIEW	MSOP	DGS	10	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	
OPA2322SAIDGST	PREVIEW	MSOP	DGS	10	80	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	
OPA322AIDBVR	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	
OPA322AIDBVT	ACTIVE	SOT-23	DBV	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	
OPA322SAIDBVR	PREVIEW	SOT-23	DBV	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	
OPA322SAIDBVT	PREVIEW	SOT-23	DBV	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	
OPA4322AIPW	PREVIEW	TSSOP	PW	14	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	
OPA4322AIPWR	PREVIEW	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	
OPA4322SAIPW	PREVIEW	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	
OPA4322SAIPWR	PREVIEW	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	

⁽¹⁾ The marketing status values are defined as follows:



PACKAGE OPTION ADDENDUM

18-Nov-2011

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION


www.ti.com 1-Dec-2011

TAPE AND REEL INFORMATION

REEL DIMENSIONS



TAPE DIMENSIONS




A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

TAPE AND REEL INFORMATION

*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
OPA2322AIDGKR	MSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
OPA2322AIDGKT	MSOP	DGK	8	250	180.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
OPA2322AIDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
OPA2322AIDRGR	SON	DRG	8	1000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
OPA322AIDBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.1	1.39	4.0	8.0	Q3
OPA322AIDBVT	SOT-23	DBV	5	250	180.0	8.4	3.2	3.1	1.39	4.0	8.0	Q3

www.ti.com 1-Dec-2011



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
OPA2322AIDGKR	MSOP	DGK	8	2500	346.0	346.0	29.0
OPA2322AIDGKT	MSOP	DGK	8	250	210.0	212.7	35.0
OPA2322AIDR	SOIC	D	8	2500	346.0	346.0	29.0
OPA2322AIDRGR	SON	DRG	8	1000	346.0	346.0	29.0
OPA322AIDBVR	SOT-23	DBV	5	3000	190.5	212.7	31.8
OPA322AIDBVT	SOT-23	DBV	5	250	190.5	212.7	31.8

DBV (R-PDSO-G5)

PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
 - B. This drawing is subject to change without notice.
 - C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
 - D. Falls within JEDEC MO-178 Variation AA.



DBV (R-PDSO-G5)

PLASTIC SMALL OUTLINE




- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.



DBV (R-PDSO-G6)

PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
- D. Leads 1,2,3 may be wider than leads 4,5,6 for package orientation.
- Falls within JEDEC MO-178 Variation AB, except minimum lead width.



DGK (S-PDSO-G8)

PLASTIC SMALL-OUTLINE PACKAGE




- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 per end.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.50 per side.
- E. Falls within JEDEC MO-187 variation AA, except interlead flash.



DGS (S-PDSO-G10)

PLASTIC SMALL-OUTLINE PACKAGE




- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion.
- D. Falls within JEDEC MO-187 variation BA.



DRG (S-PWSON-N8)

PLASTIC SMALL OUTLINE NO-LEAD



- NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
 - B. This drawing is subject to change without notice.
 - C. SON (Small Outline No-Lead) package configuration.
 - The package thermal pad must be soldered to the board for thermal and mechanical performance. See the Product Data Sheet for details regarding the exposed thermal pad dimensions.
 - E. JEDEC MO-229 package registration pending.



DRG (S-PWSON-N8)


PLASTIC SMALL OUTLINE NO-LEAD

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No—Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Exposed Thermal Pad Dimensions

4206881-2/F 01/11

NOTE: All linear dimensions are in millimeters



0.75

4208205-2/D 01/11

DRG (S-PWSON-N8) PLASTIC SMALL OUTLINE NO-LEAD Example Stencil Design Example Board Layout (Note E) Note D **-** 6x0.5 - 6x0,5 0,9 2x0.30 3,75 1,95 3,8 4x0,6 2x0,2 $L_{2x1,2}$ R_{0.115} 4x1.05 — 8x0,23 2,40 2x Via Keep Out Area 72% solder coverage on center pad Pad Geometry Non Solder Mask Defined Pad 5xø0,3 Solder Mask Opening R0,14 0,08 (Note F) Pad Geometry 0.95 (Note C) 0,07_

NOTES:

A. All linear dimensions are in millimeters.

All around

- B. This drawing is subject to change without notice.
- C. Publication IPC-SM-782 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat-Pack Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <http://www.ti.com>.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.



PW (R-PDSO-G14)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
- E. Falls within JEDEC MO-153



PW (R-PDSO-G16)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
- E. Falls within JEDEC MO-153



D (R-PDSO-G8)

PLASTIC SMALL OUTLINE




- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AA.



D (R-PDSO-G8)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products	Applications
----------	--------------

Audio www.ti.com/audio Communications and Telecom www.ti.com/communications **Amplifiers** amplifier.ti.com Computers and Peripherals www.ti.com/computers dataconverter.ti.com Consumer Electronics www.ti.com/consumer-apps **Data Converters DLP® Products** www.dlp.com **Energy and Lighting** www.ti.com/energy DSP dsp.ti.com Industrial www.ti.com/industrial Clocks and Timers www.ti.com/clocks Medical www.ti.com/medical Interface interface.ti.com Security www.ti.com/security

Logic logic.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Power Mgmt power.ti.com Transportation and Automotive www.ti.com/automotive
Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID <u>www.ti-rfid.com</u>
OMAP Mobile Processors www.ti.com/omap

Wireless Connectivity www.ti.com/wirelessconnectivity

TI E2E Community Home Page e2e.ti.com

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2011, Texas Instruments Incorporated