

Sample &

Buy



OPA377-Q1, OPA2377-Q1, OPA4377-Q1

SBOS797A - MAY 2016 - REVISED MAY 2016

OPAx377-Q1 Low-Noise, Low Quiescent Current, Precision Automotive Grade Operational Amplifier

Technical

Documents

1 Features

- Qualified for Automotive Applications
- AEC-Q100 Qualified with the Following Results:
 - Device Temperature Grade 1: -40°C to +125°C Ambient Operating Temperature Range
 - Device HBM ESD Classification Level 3A
 - Device CDM ESD Classification Level C6
- Low Noise: 7.5 nV/√Hz at 1 kHz
- 0.1-Hz to 10-Hz Noise: 0.8 μV_{PP}
- Quiescent Current: 760 µA (typical)
- Low Offset Voltage: 250 µV (typical)
- Gain Bandwidth Product: 5.5 MHz
- Rail-to-Rail Input and Output
- Single-Supply Operation
- Supply Voltage: 2.2 V to 5.5 V
- Space-Saving Packages:
 - SOT-23, VSSOP, TSSOP

2 Applications

- Active Cruise Control
- Park Assist
- Tire Pressure Monitoring
- Infotainment
- Active Filtering
- Sensor Signal Conditioning

3 Description

Tools &

Software

The OPAx377-Q1 family of operational amplifiers are wide-bandwidth CMOS amplifiers that provide very low noise, low input bias current, and low offset voltage while operating on a low quiescent current of 0.76 mA (typical).

Support &

Community

...

The OPAx377-Q1 op amps are optimized for lowvoltage, single-supply applications. The exceptional combination of ac and dc performance make them ideal for a wide range of applications, including small signal conditioning, audio, and active filters. In addition, these parts have a wide supply range with excellent PSRR, making them attractive for applications that run directly from batteries without regulation.

The OPA377-Q1 is available in the SOT23-5 package. The dual, OPA2377-Q1, is offered in the MSOP-8 package and the quad OPA4377-Q1 is offered in the TSSOP-14 package. All versions are specified for operation from -40° C to $+125^{\circ}$ C.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
OPA377-Q1	SOT-23 (5)	2.90 mm × 1.60 mm
OPA2377-Q1	VSSOP (8)	3.00 mm × 3.00 mm
OPA4377-Q1	TSSOP (14)	5.00 mm × 4.40 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Low-Side Current Sense Amplifier



2

Table of Contents

1		tures 1						
2	Арр	Applications 1						
3	Des	cription 1						
4	Rev	ision History 2						
5	Pin	Configuration and Functions 3						
6	Spe	cifications6						
	6.1	Absolute Maximum Ratings 6						
	6.2	ESD Ratings 6						
	6.3	Recommended Operating Conditions						
	6.4	Thermal Information: OPA377-Q1 6						
	6.5	Thermal Information: OPA2377-Q1 6						
	6.6	Thermal Information: OPA4377-Q1 7						
	6.7	Electrical Characteristics: $V_S = 2.2 V$ to 5.5 V						
	6.8	Typical Characteristics9						
7	Deta	ailed Description 13						
	7.1	Overview 13						
	7.2	Functional Block Diagram 13						

	7.3	Feature Description	14
	7.4	Device Functional Modes	15
8	App	lication and Implementation	16
	8.1	Application Information	1 <mark>6</mark>
	8.2	Typical Application	1 <mark>6</mark>
9	Pow	er Supply Recommendations	18
10	Lay	out	18
	10.1	Layout Guidelines	18
	10.2	Layout Example	18
11	Dev	ice and Documentation Support	20
	11.1	Device Support	20
	11.2	Documentation Support	21
	11.3	Community Resources	21
	11.4	Trademarks	21
	11.5	Electrostatic Discharge Caution	<mark>21</mark>
	11.6	Glossary	<mark>21</mark>
12	Mec	hanical, Packaging, and Orderable	
	Infor	mation	21

4 Revision History

Changes from Original (May 2016) to Revision A			
•	Changed device status from Product Preview to Production Data	1	



www.ti.com



5 Pin Configuration and Functions



Pin Functions: OPA377-Q1

PIN				
NAME	NO. DBV	I/O	DESCRIPTION	
NAME				
+IN	3	I	Noninverting input	
–IN	4	I	Inverting input	
NC	—	—	No internal connection (can be left floating)	
OUT	1	0	Output	
V–	2	—	Negative (lowest) power supply	
V+	5		Positive (highest) power supply	



OPA2377-Q1: DGK Package 8-Pin VSSOP and SOIC Top View OUT A 1 8 V+ –IN A 7 OUT B 2 6 +IN A –IN B 3 4 5 +IN B V-

Pin Functions: OPA2377-Q1

PIN				
NAME	NO.	I/O	DESCRIPTION	
NAME	DGK			
–IN A	2	I	Inverting input, channel A	
–IN B	6	I	Inverting input, channel B	
+IN A	3	I	Noninverting input, channel A	
+IN B	5	I	Noninverting input, channel B	
OUT A	1	0	Output, channel A	
OUT B	7	0	Output, channel B	
V–	4	_	Negative (lowest) power supply	
V+	8	_	Positive (highest) power supply	





Pin Functions: OPA4377-Q1

PIN				
NAME	NO.	I/O	DESCRIPTION	
NAME	PW			
–IN A	2	I	Inverting input, channel A	
–IN B	6	I	Inverting input, channel B	
–IN C	9	I	Inverting input, channel C	
–IN D	13	I	Inverting input, channel D	
+IN A	3	I	Noninverting input, channel A	
+IN B	5	I	Noninverting input, channel B	
+IN C	10	I	Noninverting input, channel C	
+IN D	12	I	Noninverting input, channel D	
OUT A	1	0	Output, channel A	
OUT B	7	0	Output, channel B	
OUT C	8	0	Output, channel C	
OUT D	14	0	Output, channel D	
V–	11	_	Negative (lowest) power supply	
V+	4	_	Positive (highest) power supply	

TEXAS INSTRUMENTS

www.ti.com

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT	
$V_S = (V\text{+}) - (V\text{-})$	Supply voltage		7	V	
	Signal input terminal voltage ⁽²⁾	(V–) – 0.5	(V+) + 0.5	V	
	Signal input terminal current ⁽²⁾	-10	10	mA	
	Output short-circuit current ⁽³⁾		Continuous		
T _A	Operating temperature	-40	150	°C	
TJ	Junction temperature		150	°C	
T _{stg}	Storage temperature	-65	150	°C	

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) Input terminals are diode-clamped to the power-supply rails. Input signals that can swing more than 0.5 V beyond the supply rails should be current limited to 10 mA or less.

(3) Short-circuit to ground, one amplifier per package.

6.2 ESD Ratings

			VALUE	UNIT
V _(ESD)	Electrostatic discharge	Human-body model (HBM), per AEC Q100-002 ⁽¹⁾	±4000	V
		Charged-device model (CDM), per AEC Q100-011	±1000	

(1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

	MIN	MAX	UNIT
Supply voltage	2.2	5.5	V
T _A Operating temperature	-40	150	°C

6.4 Thermal Information: OPA377-Q1

		OPA377-Q1	
	THERMAL METRIC ⁽¹⁾	DBV (SOT23)	UNIT
		5 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	273.8	°C/W
R _{0JC(top)}	Junction-to-case (top) thermal resistance	126.8	°C/W
$R_{ heta JB}$	Junction-to-board thermal resistance	85.9	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	10.9	°C/W
Ψ _{JB}	Junction-to-board characterization parameter	84.9	°C/W
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	n/a	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

6.5 Thermal Information: OPA2377-Q1

		OPA2377-Q1	
	THERMAL METRIC ⁽¹⁾	DGK (VSSOP)	UNIT
		8 PINS	
R_{\thetaJA}	Junction-to-ambient thermal resistance	171.2	°C/W
R _{0JC(top)}	Junction-to-case (top) thermal resistance	63.9	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.



Thermal Information: OPA2377-Q1 (continued)

		OPA2377-Q1	
	THERMAL METRIC ⁽¹⁾	DGK (VSSOP)	UNIT
		8 PINS	
$R_{\theta JB}$	Junction-to-board thermal resistance	92.8	°C/W
ΨJT	Junction-to-top characterization parameter	9.2	°C/W
Ψ_{JB}	Junction-to-board characterization parameter	91.2	°C/W
R _{θJC(bot)}	Junction-to-case (bottom) thermal resistance	n/a	°C/W

6.6 Thermal Information: OPA4377-Q1

		OPA4377-Q1	
	THERMAL METRIC ⁽¹⁾	PW (TSSOP)	UNIT
		14 PINS	
$R_{ extsf{ heta}JA}$	Junction-to-ambient thermal resistance	107.8	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	29.6	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	52.6	°C/W
ΨJT	Junction-to-top characterization parameter	1.5	°C/W
Ψ _{JB}	Junction-to-board characterization parameter	51.6	°C/W
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	n/a	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

6.7 Electrical Characteristics: $V_s = 2.2 V$ to 5.5 V

At $T_A = 25^{\circ}$ C, $R_L = 10 \text{ k}\Omega$ connected to $V_S/2$, $V_{CM} = V_S/2$, and $V_{OUT} = V_S/2$, unless otherwise noted.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
OFFSET V	OLTAGE						
V _{OS}	Input offset voltage	$V_{S} = 5 V$		0.25	1	mV	
	Input offset voltage versus temperature	At $T_A = -40^{\circ}$ C to +125°C, $V_S = 2.2$ V to 5.5 V, $V_{CM} < (V+) - 1.3$ V		5		μV/V	
dV _{OS} /dT	Input offset voltage versus drift	At $T_A = -40^{\circ}$ C to $+125^{\circ}$ C		0.32	2	µV/°C	
PSRR	Input offset voltage versus power supply	At $T_A = 25^{\circ}$ C, $V_S = 2.2$ V to 5.5 V, $V_{CM} < (V+) - 1.3$ V		5	28	μV/V	
	Channel separation, dc (dual, quad)			0.5		μV/V	
INPUT BIA	SCURRENT						
I _{IB}	Input bias current			±0.2	±10	pА	
	Input bias current versus temperature		See Typica	l Characteri	stics	pА	
l _{os}	Input offset current			±0.2	±10	pА	
NOISE					÷		
	Input voltage noise	f = 0.1 Hz to 10 Hz		0.8		μV_{PP}	
e _n	Input voltage noise density	f = 1 kHz		7.5		nV/√Hz	
i _n	Input current noise density	f = 1 kHz		2		fA/√Hz	
INPUT VO	LTAGE RANGE				÷		
V _{CM}	Common-mode voltage range		(V–) – 0.1		(V+) + 0.1	V	
CMRR	Common-mode rejection ratio	$(V-) < V_{CM} < (V+) - 1.3 V$	70	90		dB	
INPUT CA	PACITANCE				÷		
	Differential			6.5		pF	
	Common-mode			13		pF	
OPEN-LOO	OP GAIN						
٨		$50 \text{ mV} < \text{V}_{\text{O}} < (\text{V+}) - 50 \text{ mV}, \text{R}_{\text{L}} = 10 \text{ k}\Omega$	112	134		dB	
A _{OL}	Open-loop voltage gain	$100 \text{ mV} < \text{V}_{\Omega} < (\text{V+}) - 100 \text{ mV}, \text{R}_{\text{L}} = 2 \text{ k}\Omega$		112 134			

Copyright © 2016, Texas Instruments Incorporated

STRUMENTS

EXAS

Electrical Characteristics: $V_s = 2.2 V$ to 5.5 V (continued)

At $T_A = 25^{\circ}$ C, $R_L = 10 \text{ k}\Omega$ connected to $V_S/2$, $V_{CM} = V_S/2$, and $V_{OUT} = V_S/2$, unless otherwise noted.

	PARAMETER	TEST CONDITIONS	MIN TYP	MAX	UNIT
GBW	Gain-bandwidth product		5.5		MHz
SR	Slew rate	G = +1	2		V/µs
		At 0.1%, 2-V step, G = +1	1.6		μs
t _S	Settling time	At 0.01%, 2-V step, G = +1	2		μs
	Overload recovery time	$V_{IN} \times Gain > V_{S}$	0.33		μs
THD+N	Total harmonic distortion + noise	$V_O = 1 V_{RMS}, G = +1, f = 1 \text{ kHz}, R_L = 10 \text{ k}\Omega$	0.00027%		
OUTPUT					
		At $T_A = 25^{\circ}C$, $R_L = 10 \text{ k}\Omega$	10	20	mV
	Voltage output swing from rail	At $T_A = -40^{\circ}$ C to +125°C, $R_L = 10 \text{ k}\Omega$		40	mV
I _{SC}	Short-circuit current		+30/-50		mA
CLOAD	Capacitive load drive		See Typical Characteristi	cs	
R _o	Open-loop output impedance		150		Ω
POWER S	UPPLY	· · ·			
Vs	Specified voltage		2.2	5.5	V
	Quiescent current	At $T_A = 25^{\circ}C$, $I_O = 0$, $V_S = 5.5$ V	0.76	1.05	mA
IQ	(per amplifier)	At $T_A = -40^{\circ}$ C to $+125^{\circ}$ C		1.2	mA
TEMPERA	TURE	· · ·		I	
	Specified temperature		-40	+125	°C

8



6.8 Typical Characteristics

At $T_A = 25^{\circ}C$, $V_S = 5$ V, $R_L = 10$ k Ω connected to $V_S/2$, $V_{CM} = V_S/2$, and $V_{OUT} = V_S/2$, unless otherwise noted.



SBOS797A-MAY 2016-REVISED MAY 2016

www.ti.com

ISTRUMENTS

EXAS

Typical Characteristics (continued)



Copyright © 2016, Texas Instruments Incorporated



Typical Characteristics (continued)



At $T_A = 25^{\circ}$ C, $V_S = 5$ V, $R_L = 10$ k Ω connected to $V_S/2$, $V_{CM} = V_S/2$, and $V_{OUT} = V_S/2$, unless otherwise noted.

SBOS797A - MAY 2016 - REVISED MAY 2016



TEXAS INSTRUMENTS

www.ti.com



7.1 Overview

The OPAx377-Q1 family belongs to a new generation of low-noise operational amplifiers, giving customers outstanding dc precision and ac performance. Low noise, rail-to-rail input and output, and low offset, drawing a low quiescent current, make these devices ideal for a variety of precision and portable applications. In addition, this device has a wide supply range with excellent PSRR, making it a suitable option for applications that are battery-powered without regulation.

7.2 Functional Block Diagram





7.3 Feature Description

7.3.1 Operating Characteristics

The OPAx377-Q1 family of amplifiers has parameters that are fully specified from 2.2 V to 5.5 V (\pm 1.1 V to \pm 2.75 V). Many of the specifications apply from –40°C to +125°C. Parameters that can exhibit significant variance with regard to operating voltage or temperature are presented in the *Typical Characteristics* section.

7.3.2 Common-Mode Voltage Range

The input common-mode voltage range of the OPAx377-Q1 series extends 100 mV beyond the supply rails. The offset voltage of the amplifier is low, from approximately (V–) to (V+) – 1 V, as shown in Figure 22. The offset voltage increases as common-mode voltage exceeds (V+) – 1 V. Common-mode rejection is specified from (V–) to (V+) – 1.3 V.



Figure 22. Offset and Common-Mode Voltage

7.3.3 Input and ESD Protection

The OPAx377-Q1 family incorporates internal electrostatic discharge (ESD) protection circuits on all pins. In the case of input and output pins, this protection primarily consists of current steering diodes connected between the input and power-supply pins. These ESD protection diodes also provide in-circuit, input overdrive protection, as long as the current is limited to 10 mA as stated in the *Absolute Maximum Ratings* table.

Figure 23 shows how a series input resistor may be added to the driven input to limit the input current. The added resistor contributes thermal noise at the amplifier input and its value must be kept to a minimum in noise sensitive applications.



Copyright © 2016, Texas Instruments Incorporated

Figure 23. Input Current Protection



Feature Description (continued)

7.3.4 EMI Susceptibility and Input Filtering

Operational amplifiers vary in susceptibility to electromagnetic interference (EMI). If conducted EMI enters the operational amplifier, the dc offset observed at the amplifier output may shift from the nominal value while the EMI is present. This shift is a result of signal rectification associated with the internal semiconductor junctions. While all amplifier pin functions can be affected by EMI, the input pins are likely to be the most susceptible. The OPAx377-Q1 operational amplifier family incorporates an internal input low-pass filter that reduces the amplifier response to EMI. Both common-mode and differential mode filtering are provided by the input filter. The filter is designed for a cutoff frequency of approximately 75 MHz (–3 dB), with a roll-off of 20 dB per decade.

7.3.5 Capacitive Load and Stability

The OPAx377-Q1 series of amplifiers may be used in applications where driving a capacitive load is required. As with all op amps, there may be specific instances where the OPAx377-Q1 can become unstable, leading to oscillation. The particular op amp circuit configuration, layout, gain, and output loading are some of the factors to consider when establishing whether an amplifier will be stable in operation. An op amp in the unity-gain (1 V/V) buffer configuration and driving a capacitive load exhibits a greater tendency to be unstable than an amplifier operated at a higher noise gain. The capacitive load, in conjunction with the op amp output resistance, creates a pole within the feedback loop that degrades the phase margin. The degradation of the phase margin increases as the capacitive loading increases.

The OPAx377-Q1 in a unity-gain configuration can directly drive up to 250-pF pure capacitive load. Increasing the gain enhances the ability of the amplifier to drive greater capacitive loads; see the typical characteristic plot, Figure 15. In unity-gain configurations, capacitive load drive can be improved by inserting a small (10- Ω to 20- Ω) resistor, R_S, in series with the output, as shown in Figure 24. This resistor significantly reduces ringing while maintaining dc performance for purely capacitive loads. However, if there is a resistive load in parallel with the capacitive load, a voltage divider is created, introducing a gain error at the output and slightly reducing the output swing. The error introduced is proportional to the ratio R_S/R_L, and is generally negligible at low output current levels.



Copyright © 2016, Texas Instruments Incorporated

Figure 24. Improving Capacitive Load Drive

7.4 Device Functional Modes

The OPAx377-Q1 has a single functional mode and is operational when the power-supply voltage is greater than 2.2 V (\pm 1.1 V). The maximum power supply voltage for the OPAx376-Q1 is 5.5 V (\pm 2.75 V).



8 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

The OPAx377-Q1 family of operational amplifiers is built on a precision analog CMOS technology featuring low noise and low offset voltage. The OPAx377-Q1 family delivers excellent offset voltage (250 μ V, typical). Additionally, the amplifier boasts a fast slew rate, low drift, low noise, and excellent PSRR and A_{OL}. These 5.5-MHz CMOS op amps operate on 760 μ A (typical) quiescent current.

8.2 Typical Application

Low-pass filters are commonly employed in signal processing applications to reduce noise and prevent aliasing. The OPA377-Q1 is ideally suited to construct high-speed, high-precision active filters. Figure 25 shows a second-order, low-pass filter commonly encountered in signal processing applications.



Figure 25. Typical Application Schematic

8.2.1 Design Requirements

Use the following parameters for this design example:

- Gain = 5 V/V (inverting gain)
- Low-pass cutoff frequency = 25 kHz
- Second-order Chebyshev filter response with 3-dB gain peaking in the passband

8.2.2 Detailed Design Procedure

The infinite-gain multiple-feedback circuit for a low-pass network function is shown in Figure 25. Use Equation 1 to calculate the voltage transfer function.

$$\frac{\text{Output}}{\text{Input}}(s) = \frac{-1/R_1R_3C_2C_5}{s^2 + (s/C_2)(1/R_1 + 1/R_3 + 1/R_4) + 1/R_3R_4C_2C_5}$$
(1)

This circuit produces a signal inversion. For this circuit, the gain at dc and the low-pass cutoff frequency are calculated by Equation 2:

$$Gain = \frac{1}{R_1}$$

$$f_C = \frac{1}{2\pi} \sqrt{(1/R_3 R_4 C_2 C_5)}$$
(2)

Software tools are readily available to simplify filter design. WEBENCH® Filter Designer is a simple, powerful, and easy-to-use active filter design program. The WEBENCH Filter Designer lets you create optimized filter designs using a selection of TI operational amplifiers and passive components from TI's vendor partners.

R₄

~ ·



Typical Application (continued)

Available as a web-based tool from the WEBENCH® Design Center, WEBENCH® Filter Designer allows to design, optimize, and simulate complete multi-stage active filter solutions within minutes.

8.2.3 Application Curve



Figure 26. Low-Pass Filter Transfer Function



9 Power Supply Recommendations

The OPAx377-Q1 family of devices is specified for operation from 2.2 V to 5.5 V (\pm 1.1 V to \pm 2.75 V); many specifications apply from –40°C to +125°C. Parameters that can exhibit significant variance with regard to operating voltage or temperature are presented in the *Typical Characteristics* section.

10 Layout

10.1 Layout Guidelines

For best operational performance of the device, use good printed circuit board (PCB) layout practices, including:

- Noise can propagate into analog circuitry through the power pins of the circuit as a whole and op amp itself. Bypass capacitors are used to reduce the coupled noise by providing low-impedance power sources local to the analog circuitry.
 - Connect low-ESR, 0.1-µF ceramic bypass capacitors between each supply pin and ground, placed as close to the device as possible. A single bypass capacitor from V+ to ground is applicable for single-supply applications.
- Separate grounding for analog and digital portions of circuitry is one of the simplest and mosteffective methods of noise suppression. One or more layers on multilayer PCBs are usually devoted to ground planes. A ground plane helps distribute heat and reduces EMI noise pickup. Make sure to physically separate digital and analog grounds paying attention to the flow of the ground current. For more detailed information refer to the application report, *Circuit Board Layout Techniques*, SLOA089.
- In order to reduce parasitic coupling, run the input traces as far away from the supply or output traces as possible. If these traces cannot be kept separate, crossing the sensitive trace perpendicular is much better as opposed to in parallel with the noisy trace.
- Place the external components as close to the device as possible. As shown in Figure 28, keeping RF and RG close to the inverting input minimizes parasitic capacitance.
- Keep the length of input traces as short as possible. Always remember that the input traces are the most sensitive part of the circuit.
- Consider a driven, low-impedance guard ring around the critical traces. A guard ring can significantly reduce leakage currents from nearby traces that are at different potentials.
- Cleaning the PCB following board assembly is recommended for best performance.
- Any precision integrated circuit may experience performance shifts due to moisture ingress into the plastic package. Following any aqueous PCB cleaning process, baking the PCB assembly is recommended to remove moisture introduced into the device packaging during the cleaning process. A low temperature, post cleaning bake at 85°C for 30 minutes is sufficient for most circumstances.

10.2 Layout Example



Figure 27. Typical Schematic for PCB Layout Example



Layout Example (continued)



Copyright © 2016, Texas Instruments Incorporated

Figure 28. Typical PCB Layout Example

11 Device and Documentation Support

11.1 Device Support

11.1.1 Development Support

11.1.1.1 TINA-TI[™] (Free Software Download)

TINA[™] is a simple, powerful, and easy-to-use circuit simulation program based on a SPICE engine. TINA-TI[™] is a free, fully-functional version of the TINA software, preloaded with a library of macro models in addition to a range of both passive and active models. TINA-TI provides all the conventional dc, transient, and frequency domain analysis of SPICE, as well as additional design capabilities.

Available as a free download from the Analog eLab Design Center, TINA-TI offers extensive post-processing capability that allows users to format results in a variety of ways. Virtual instruments offer the ability to select input waveforms and probe circuit nodes, voltages, and waveforms, creating a dynamic quick-start tool.

NOTE These files require that either the TINA software (from DesignSoft[™]) or TINA-TI software be installed. Download the free TINA-TI software from the TINA-TI folder.

11.1.1.2 DIP Adapter EVM

The DIP Adapter EVM tool provides an easy, low-cost way to prototype small surface mount ICs. The evaluation tool these TI packages: D or U (SOIC-8), PW (TSSOP-8), DGK (MSOP-8), DBV (SOT23-6, SOT23-5 and SOT23-3), DCK (SC70-6 and SC70-5), and DRL (SOT563-6). The DIP Adapter EVM may also be used with terminal strips or may be wired directly to existing circuits.

11.1.1.3 Universal Op Amp EVM

The Universal Op Amp EVM is a series of general-purpose, blank circuit boards that simplify prototyping circuits for a variety of IC package types. The evaluation module board design allows many different circuits to be constructed easily and quickly. Five models are offered, with each model intended for a specific package type. PDIP, SOIC, MSOP, TSSOP and SOT23 packages are all supported.

NOTE

These boards are unpopulated, so users must provide their own ICs. TI recommends requesting several op amp device samples when ordering the Universal Op Amp EVM.

11.1.1.4 TI Precision Designs

TI Precision Designs are analog solutions created by TI's precision analog applications experts and offer the theory of operation, component selection, simulation, complete PCB schematic and layout, bill of materials, and measured performance of many useful circuits. TI Precision Designs are available online at http://www.ti.com/ww/en/analog/precision-designs/.

11.1.1.5 WEBENCH[®] Filter Designer

WEBENCH® Filter Designer is a simple, powerful, and easy-to-use active filter design program. The WEBENCH Filter Designer lets you create optimized filter designs using a selection of TI operational amplifiers and passive components from TI's vendor partners.

Available as a web-based tool from the WEBENCH® Design Center, WEBENCH® Filter Designer allows you to design, optimize, and simulate complete multistage active filter solutions within minutes.

www.ti.com



11.2 Documentation Support

11.2.1 Related Documentation

For related documentation see the following:

- Circuit Board Layout Techniques, SLOA089
- Operational Amplifier Gain stability, Part 3: AC Gain-Error Analysis, SLYT383
- Operational Amplifier Gain Stability, Part 2: DC Gain-Error Analysis, SLYT374
- Op Amp Performance Analysis, SBOS054
- Shelf-Life Evaluation of Lead-Free Component Finishes, SZZA046
- Single-Supply Operation of Operational Amplifiers, SBOA059
- Tuning in Amplifiers, SBOA067
- Using Infinite-Gain, MFB Filter Topology in Fully Differential Active Filters, SLYT343

11.3 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E[™] Online Community *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support TI's Design Support Quickly find helpful E2E forums along with design support tools and contact information for technical support.

11.4 Trademarks

TINA-TI, E2E are trademarks of Texas Instruments. WEBENCH is a registered trademark of Texas Instruments. TINA, DesignSoft are trademarks of DesignSoft, Inc.

11.5 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

11.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



20-Dec-2016

PACKAGING INFORMATION

Orderable Device	Status	Package Type	•	Pins	•	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
OPA2377QDGKRQ1	ACTIVE	VSSOP	DGK	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	2377	Samples
OPA377QDBVRQ1	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	377Q	Samples
OPA4377AQPWRQ1	PREVIEW	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 125	4377Q1	

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



20-Dec-2016

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF OPA2377-Q1, OPA377-Q1 :

• Catalog: OPA2377, OPA377

NOTE: Qualified Version Definitions:

• Catalog - TI's standard catalog product

PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*	All dimensions are nominal												
	Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
	OPA2377QDGKRQ1	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
	OPA377QDBVRQ1	SOT-23	DBV	5	3000	178.0	9.0	3.3	3.2	1.4	4.0	8.0	Q3

TEXAS INSTRUMENTS

www.ti.com

PACKAGE MATERIALS INFORMATION

12-Aug-2016



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
OPA2377QDGKRQ1	VSSOP	DGK	8	2500	366.0	364.0	50.0
OPA377QDBVRQ1	SOT-23	DBV	5	3000	180.0	180.0	18.0

PW (R-PDSO-G14)

PLASTIC SMALL OUTLINE



A. An integration of the information o

Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.

Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.

E. Falls within JEDEC MO-153



DBV (R-PDSO-G5)

PLASTIC SMALL-OUTLINE PACKAGE



- All linear dimensions are in millimeters. A.
 - This drawing is subject to change without notice. Β.
 - Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side. C.
 - D. Falls within JEDEC MO-178 Variation AA.



DBV (R-PDSO-G5)

PLASTIC SMALL OUTLINE



NOTES:

A. All linear dimensions are in millimeters.B. This drawing is subject to change without notice.

- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.



DGK (S-PDSO-G8)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 per end.

- D Body width does not include interlead flash. Interlead flash shall not exceed 0.50 per side.
- E. Falls within JEDEC MO-187 variation AA, except interlead flash.



DGK (S-PDSO-G8)

PLASTIC SMALL OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconne	ctivity	

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2016, Texas Instruments Incorporated