









#### OPA320-Q1, OPA2320-Q1

SLOS884A - SEPTEMBER 2014 - REVISED DECEMBER 2016

# OPAx320-Q1 Precision, 20-MHz, 0.9-pA, Low-Noise, RRIO, **CMOS** Operational Amplifier

#### Features 1

- **Qualified for Automotive Applications**
- AEC-Q100 Qualified with the Following Results:
  - Device Temperature Grade 1: –40°C to 125°C Ambient Operating Temperature Range
  - **Device HBM ESD Classification Level 2**
  - Device CDM ESD Classification Level C4B \_
- Precision with Zero-Crossover Distortion:
- Low Offset Voltage: 150 µV (max)
- High CMRR: 114 dB
- Rail-to-Rail I/O
- Low Input Bias Current: 0.9 pA (max)
- Low Noise: 7 nV/vHz at 10kHz
- Wide Bandwidth: 20 MHz
- Slew Rate: 10 V/µs
- Quiescent Current: 1.45 mA/ch
- Single-Supply Voltage Range: 1.8 to 5.5 V
- **Unity-Gain Stable**
- Small VSSOP Package

#### Applications 2

- Automotive
- High-Z Sensor Signal Conditioning
- Transimpedance Amplifiers
- **Test and Measurement Equipment**
- Programmable Logic Controllers (PLCs)
- Motor Control Loops
- Communications
- Input and Output ADC and DAC Buffers
- Active Filters

### 3 Description

Tools &

Software

The OPAx320-Q1 (OPA320-Q1, OPA2320-Q1) device is a new generation of precision low-voltage CMOS operational amplifiers (op amps) optimized for very low noise and wide bandwidth and operate on a low quiescent current of only 1.45 mA.

The OPAx320-Q1 device is ideal for low-power, single-supply applications. Low-noise (7 nV/vHz) and high-speed operation also makes the device wellsuited driving sampling analog-to-digital for converters (ADCs). Other applications include signal conditioning and sensor amplification.

The OPAx320-Q1 device features a linear input stage with zero-crossover distortion that delivers excellent common-mode rejection ratio (CMRR) of 114 dB (typical) over the full input range. The input commonmode range extends 100 mV beyond the negative and positive supply rails. The output voltage typically swings within 10 mV of the rails.

In addition, the OPAx320-Q1 device has a wide supply voltage range from 1.8 to 5.5 V with excellent PSRR (106 dB) over the entire supply range, making the device suitable for precision, low-power applications that run directly from batteries without regulation.

The OPAx320-Q1 device is available in an 8-pin VSSOP (DGK) package.

Device mornation									
PART NUMBER	PART NUMBER PACKAGE								
OPA320-Q1	SOT (5)	2.90 mm x 1.60 mm							
OPA2320-Q1	VSSOP (8)	3.00 mm × 3.00 mm							

### Device Information<sup>(1)</sup>

(1) For all available packages, see the orderable addendum at the end of the datasheet.

#### Zero Crossover Distortion: Low Offset Voltage





2

# Table of Contents

1	Feat	tures 1								
2	Арр	lications 1								
3	Description 1									
4	Rev	ision History 2								
5	Pin	Configuration and Functions 3								
6	Spe	cifications 4								
	6.1	Absolute Maximum Ratings 4								
	6.2	ESD Ratings 4								
	6.3	Recommended Operating Conditions 4								
	6.4	Thermal Information 4								
	6.5	Electrical Characteristics: 5								
	6.6	Typical Characteristics 7								
7	Deta	ailed Description 12								
	7.1	Overview 12								
	7.2	Functional Block Diagram 12								
	7.3	Feature Description 13								
	7.4	Device Functional Modes 16								

## 4 Revision History

### Changes from Original (September 2014) to Revision A Page Changed OPA2320-Q1 to OPAx320-Q1 throughout document where both devices are being referred to ...... 1 Changed first sentence of Description section: added (OPA320-Q1, OPA2320-Q1) ...... 1 Added OPA320-Q1 device (SOT package) to Pin Configuration and Functions section: added OPA320-Q1 pin out Changed format of ESD Ratings table: updated table to current standards, moved storage temperature parameter to Changed Supply voltage parameter in Recommended Operating Conditions table: split apart single- and dual-

8 Application and Implementation ...... 17 8.1 Application Information..... 17 8.2 Typical Applications ..... 17 Power Supply Recommendations ...... 22 9 10 Layout..... 22 10.1 Layout Guidelines ..... 22 10.2 Layout Example ..... 23 Device and Documentation Support ...... 24 11 11.1 11.2 Receiving Notification of Documentation Updates 24 11.3 11.4 11.5 Electrostatic Discharge Caution ...... 24 11.6 11.7 Mechanical, Packaging, And Orderable 12 Information ...... 25

Copyright © 2014–2016, Texas Instruments Incorporated

www.ti.com



#### OPA320-Q1, OPA2320-Q1 SLOS884A – SEPTEMBER 2014 – REVISED DECEMBER 2016

## 5 Pin Configuration and Functions



OPA320-Q1: DBV Package

5-Pin SOT

Top View

OPA2320-Q1: DGK Package 8-Pin VSSOP Top View



	PIN			
NAME	N	0.	I/O	DESCRIPTION
NAME	DBV	DGK		
–IN	4	—	I	Inverting input
–IN A	_	2	I	Inverting input (channel A)
–IN B	—	6	I	Inverting input (channel B)
+IN	3	—	I	Noninverting input
+IN A	_	3	I	Noninverting input (channel A)
+IN B	—	5	I	Noninverting input (channel B)
OUT	1	—	0	Output
OUT A	_	1	0	Output (channel A)
OUT B	_	7	0	Output (channel B)
V–	2	4	_	Negative supply or ground (for single-supply operation)
V+	5	8	_	Positive supply

### 6 Specifications

### 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

		MIN	MAX	UNIT
Supply voltage	V+ and V-		6	V
Voltage <sup>(2)</sup>	Signal input pins	V <sub>(V-)</sub> – 0.5	V <sub>(V+)</sub> + 0.5	V
Current <sup>(2)</sup>	Signal input pins	-10	10	mA
	Output short-circuit current <sup>(3)</sup>	Conti	Continuous	
Temperature	Operating, T <sub>A</sub>	-40	150	
	Junction, T <sub>J</sub>		150	°C
	Storage, T <sub>stg</sub>	-65	150	

(1) Stresses beyond those listed as *absolute maximum ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated as *recommended operating conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) Input terminals are diode-clamped to the power-supply rails. Input signals that can swing more than 0.5 V beyond the supply rails should be current limited to 10 mA or less.

(3) Short-circuit to ground, one amplifier per package.

### 6.2 ESD Ratings

				VALUE	UNIT	
V <sub>(ESD)</sub> Electrostatic discharge	Human-body model (HBM), per AEC Q100-002 <sup>(1)</sup>					
	Charged-device model (CDM),	All pins	±500	V		
	per AEC Q100-011	Corner pins (1, 4, 5, and 8)	±750			

(1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

### 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

			MIN	NOM MAX	UNIT
Vs	Supply voltage	Single-supply	1.8	5.5	V
	Supply voltage	Dual-supply	±0.9	±2.75	V
T <sub>A</sub>	Ambient operating temperature		-40	125	°C

#### 6.4 Thermal Information

		OPA320-Q1	OPA2320-Q1	
	THERMAL METRIC <sup>(1)</sup>	DBV (SOT)	DGK (VSSOP)	UNIT
		5 PINS	8 PINS	
$R_{\thetaJA}$	Junction-to-ambient thermal resistance	158.8	174.8	°C/W
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	60.7	43.9	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	44.8	95	°C/W
ΨJT	Junction-to-top characterization parameter	1.6	2	°C/W
Ψјв	Junction-to-board characterization parameter	4.2	93.5	°C/W
R <sub>0JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	_	—	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.



### 6.5 Electrical Characteristics:

 $V_S$  = 1.8 to 5.5 V or ±0.9 V to ±2.75 V; at  $T_A$  = 25°C,  $R_{(L)}$  = 10 k $\Omega$  connected to  $V_S$  / 2,  $V_{(CM)}$  =  $V_S$  / 2,  $V_O$  =  $V_S$  / 2 (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
OFFSET \	/OLTAGE					
V <sub>IO</sub>	Input offset voltage			40	150	μV
	Input offset voltage versus temperature	$V_{\rm S} = 5.5 \text{ V}, \text{ T}_{\rm A} = -40^{\circ}\text{C} \text{ to } +125^{\circ}\text{C}$		1.5	5	µV/°C
	Input offset voltage versus power	V <sub>S</sub> = 1.8 to 5.5 V		5	20	
	supply	$V_{S} = 1.8$ to 5.5 V, $T_{A} = -40^{\circ}$ C to +125°C		15		μV/V
	Input offset-voltage channel separation	At 1 kHz		130		dB
INPUT VO	DLTAGE					
V <sub>(CM)</sub>	Common-mode voltage range		V <sub>(V-)</sub> - 0.1	V	<sub>V+)</sub> + 0.1	V
CMRR	Common-mode rejection ratio	$V_{S} = 5.5 \text{ V}, V_{(V-)} - 0.1 \text{ V} < V_{(CM)} < V_{(V+)} + 0.1 \text{ V}$	100	114		dB
	Common-mode rejection ratio, over temperature	$ \begin{array}{l} V_S = 5.5 \ V, \ V_{(V-)} - 0.1 \ V < V_{(CM)} < V_{(V+)} + 0.1 \ V, \\ T_A = -40^\circ C \ to \ 125^\circ C \end{array} $	96			dB
INPUT BI	AS CURRENT	·	•			
I <sub>IB</sub>	Input bias current			±0.2	±0.9	pА
	Input bias current, over	$T_A = -40^{\circ}C$ to $85^{\circ}C$			±50	-
	temperature	$T_A = -40^{\circ}C$ to $125^{\circ}C$			±400	рА
I <sub>IO</sub>	Input offset current			±0.2	±0.9	pА
	Input offset current, over	$T_A = -40^{\circ}C$ to $85^{\circ}C$			±50	<b>n</b> /
	temperature	$T_A = -40^{\circ}C$ to $125^{\circ}C$			±400	рА
NOISE						
V <sub>I(n)</sub>	Input voltage noise	f = 0.1 to 10 Hz		2.8		$\mu V_{PP}$
	Input voltage noise density	f = 1 kHz	8.5			nV/vHz
	input voltage noise density	f = 10 kHz		7		11 V/ V1 12
	Input current noise density	f = 1 kHz		0.6		fA/vHz
INPUT CA	PACITANCE					
	Differential			5		pF
	Common-mode			4		pF
OPEN-LO	OP GAIN					
		$0.1 \text{ V} < \text{V}_{\text{O}} < \text{V}_{(\text{V}+)} - 0.1 \text{ V}, \text{ R}_{(\text{L})} = 10 \text{ k}\Omega$	114	132		
A <sub>(OL)</sub>	Open-loop voltage gain	$0.1 \text{ V} < \text{V}_{\text{O}} < \text{V}_{(\text{V}+)} - 0.1 \text{ V}, \text{ R}_{(\text{L})} = 10 \text{ k}\Omega, \text{ T}_{\text{A}} = -40^{\circ}\text{C} \text{ to } 125^{\circ}\text{C}$	100	130		dB
(OL)		$0.2 \text{ V} < \text{V}_{\text{O}} < \text{V}_{(\text{V}+)} - 0.2 \text{ V}, \text{ R}_{(\text{L})} = 2 \text{ k}\Omega$	108	123		üD
		0.2 V < V <sub>O</sub> < V <sub>(V+)</sub> – 0.2 V, R <sub>(L)</sub> = 2 kΩ, T <sub>A</sub> = –40°C to 125°C	96	130		
PM	Phase margin	$V_{S} = 5 \text{ V}, \text{ C}_{(L)} = 50 \text{ pF}$		47		٥
FREQUEN	NCY RESPONSE ( $V_S = 5 V, C_{(L)} = 50$ )	pF)	T			
GBP	Gain bandwidth product	Unity gain		20		MHz
SR	Slew rate	G = 1		10		V/µs
		To 0.1%, 2-V step, G = 1		0.25		-
t <sub>s</sub>	Settling time	To 0.01%, 2-V step, G = 1		0.32		μs
		To 0.0015%, 2-V step, G = 1 <sup>(1)</sup>	0.5			
	Overload recovery time	$V_1 \times G > V_S$		100		ns
THD+N	Total harmonic distortion +	$V_{O}$ = 4 $V_{PP}$ , G = 1, f = 10 kHz, R <sub>(L)</sub> = 10 k $\Omega$		0.0005%		
	noise <sup>(2)</sup>	$V_{O} = 4 V_{PP}, G = 1, f = 10 \text{ kHz}, R_{(L)} = 600 \text{ k}\Omega$		0.0011%		

(1) Based on simulation.

(2) Third-order filter; bandwidth = 80 kHz at - 3 dB.



## **Electrical Characteristics: (continued)**

 $V_{S}$  = 1.8 to 5.5 V or ±0.9 V to ±2.75 V; at  $T_{A}$  = 25°C,  $R_{(L)}$  = 10 k $\Omega$  connected to  $V_{S}$  / 2,  $V_{(CM)}$  =  $V_{S}$  / 2,  $V_{O}$  =  $V_{S}$  / 2 (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN TYP	MAX	UNIT
OUTPUT	T				
		R <sub>(L)</sub> = 10 kΩ	10	20	
M	Voltage output swing from both	$R_{(L)} = 10 \text{ k}\Omega$ , $T_A = -40^{\circ}\text{C}$ to $125^{\circ}\text{C}$		30	
Vo	rails	$R_{(L)} = 2 k\Omega$	25	35	mV
		$R_{(L)} = 2 \text{ k}\Omega$ , $T_A = -40^{\circ}\text{C}$ to $125^{\circ}\text{C}$		45	
I <sub>(SC)</sub>	Short-circuit current	V <sub>S</sub> = 5.5 V	±65		mA
C <sub>(L)</sub>	Capacitive load drive		See Typical Characte	ristics	
Open-loop output resistance		$I_0 = 0 \text{ mA}, \text{ f} = 1 \text{MHz}$	90		Ω
POWER	SUPPLY				
Vs	Specified voltage range		1.8	5.5	V
		I <sub>O</sub> = 0 mA, V <sub>S</sub> = 5.5V	1.45	1.6	
IQ	Quiescent current per amplifier	$I_0 = 0$ mA, $V_S = 5.5$ V, $T_A = -40^{\circ}$ C to $125^{\circ}$ C		1.7	mA
	Power-on time	$V_{(V+)} = 0$ to 5 V, to 90% I <sub>Q</sub> level	28		μs
TEMPER	ATURE				
	Specified range		-40	125	°C
	Operating range		-40	150	°C

Copyright © 2014–2016, Texas Instruments Incorporated



### 6.6 Typical Characteristics



### **Typical Characteristics (continued)**





### **Typical Characteristics (continued)**



## OPA320-Q1, OPA2320-Q1

SLOS884A-SEPTEMBER 2014-REVISED DECEMBER 2016

TEXAS INSTRUMENTS

www.ti.com

### **Typical Characteristics (continued)**





### **Typical Characteristics (continued)**





### 7 Detailed Description

### 7.1 Overview

The OPAx320-Q1 operational amplifier (op amp) is unity-gain stable and can operate on a single-supply voltage (1.8 V to 5.5 V), or a split supply voltage ( $\pm 0.9$  V to  $\pm 2.75$  V), making it highly versatile and easy to use. The OPAx320-Q1 device amplifier is fully specified from 1.8 V to 5.5 V and over the extended temperature range of  $-40^{\circ}$ C to 125°C. Parameters that can exhibit variance with regard to operating voltage or temperature are presented in the *Typical Characteristics* section.

### 7.2 Functional Block Diagram



www.ti.com



#### 7.3 Feature Description

#### 7.3.1 Input and ESD Protection

The OPAx320-Q1 device incorporates internal electrostatic discharge (ESD) protection circuits on all pins. In the case of input and output pins, this protection primarily consists of current-steering diodes connected between the input and power-supply pins. These ESD protection diodes also provide in-circuit input overdrive protection, provided that the current is limited to 10 mA as stated in the *Absolute Maximum Ratings*. Many input signals are inherently current-limited to less than 10 mA; therefore, a limiting resistor is not required. Figure 29 shows how a series input resistor ( $R_{(S)}$ ) may be added to the driven input to limit the input current. The added resistor contributes thermal noise at the amplifier input and the value should be kept to the minimum in noise-sensitive applications.



**Figure 29. Input Current Protection** 

#### 7.3.2 Feedback Capacitor Improves Response

For optimum settling time and stability with high-impedance feedback networks, adding a feedback capacitor across the feedback resistor, R<sub>(FB)</sub>, as shown in Figure 30 may be necessary. This capacitor compensates for the zero created by the feedback network impedance and the OPAx320-Q1 device input capacitance (and any parasitic layout capacitance). The effect becomes more significant with higher impedance networks.



NOTE: Where  $C_{(IN)}$  is equal to the OPAx320-Q1 input capacitance (approximately 9 pF) plus any parasitic layout capacitance.

#### Figure 30. Feedback Capacitor Improves Dynamic Performance

It is suggested that a variable capacitor be used for the feedback capacitor because input capacitance may vary between op amps and layout capacitance is difficult to determine. For the circuit shown in Figure 30, the value of the variable feedback capacitor should be chosen so that the input resistance times the input capacitance of the OPAx320-Q1 device (9 pF typical) plus the estimated parasitic layout capacitance equals the feedback capacitor times the feedback resistor:

 $R_{(IN)} \times C_{(IN)} = R_{(FB)} \times C_{(FB)}$ 

Where:

 $C_{(IN)}$  is equal to the OPAx320-Q1 input capacitance (sum of differential and common-mode) plus the layout capacitance. (1)

The capacitor value can be adjusted until optimum performance is obtained.



#### Feature Description (continued)

#### 7.3.3 EMI Susceptibility And Input Filtering

Operational amplifiers vary in susceptibility to electromagnetic interference (EMI). If conducted EMI enters the operational amplifier, the DC offset observed at the amplifier output may shift from the nominal value while EMI is present. This shift is a result of signal rectification associated with the internal semiconductor junctions. While all operational amplifier pin functions can be affected by EMI, the input pins are likely to be the most susceptible. The OPAx320-Q1 operational amplifier family incorporates an internal input low-pass filter that reduces the amplifiers response to EMI. Both common-mode and differential mode filtering are provided by the input filter. The filter is designed for a cut-off frequency of approximately 580 MHz (-3 dB), with a roll-off of 20 dB per decade.

#### 7.3.4 Output Impedance

The open-loop output impedance of the OPAx320-Q1 common-source output stage is approximately 90  $\Omega$ . When the op amp is connected with feedback, this value is reduced significantly by the loop gain. For example, with 130 dB (typical) of open-loop gain, the output impedance is reduced in unity-gain to less than 0.03  $\Omega$ . For each decade rise in the closed-loop gain, the loop gain is reduced by the same amount, which results in a ten-fold increase in effective output impedance. While the OPAx320-Q1 output impedance remains very flat over a wide frequency range, at higher frequencies the output impedance rises as the open-loop gain of the op amp drops. However, at these frequencies the output also becomes capacitive as a result of parasitic capacitance. This in turn prevents the output impedance from becoming too high, which can cause stability problems when driving large capacitive loads. As mentioned previously, the OPAx320-Q1 device has excellent capacitive load drive capability for an op amp with the bandwidth.

#### 7.3.5 Capacitive Load and Stability

The OPAx320-Q1 device is designed to be used in applications where driving a capacitive load is required. As with all op amps, there may be specific instances where the OPAx320-Q1 device can become unstable. The particular op amp circuit configuration, layout, gain, and output loading are some of the factors to consider when establishing whether an amplifier is stable in operation. An op amp in the unity-gain (1 V/V) buffer configuration and driving a capacitive load exhibits a greater tendency to become unstable than an amplifier operated at a higher noise gain. The capacitive load, in conjunction with the op amp output resistance, creates a pole within the feedback loop that degrades the phase margin. The degradation of the phase margin increases as the capacitive loading increases. When operating in the unity-gain configuration, the OPAx320-Q1 device remains stable with a pure capacitive load up to approximately 1 nF.

The equivalent series resistance (ESR) of some very large capacitors ( $C_{(L)} > 1 \mu F$ ) is sufficient to alter the phase characteristics in the feedback loop such that the amplifier remains stable. Increasing the amplifier closed-loop gain allows the amplifier to drive increasingly larger capacitance. This increased capability is evident when observing the overshoot response of the amplifier at higher voltage gains; see Figure 32. One technique for increasing the capacitive load drive capability of the amplifier operating in unity gain is to insert a small resistor ( $R_{(S)}$ ), typically 10  $\Omega$  to 20  $\Omega$ , in series with the output, as shown in Figure 31.

This resistor significantly reduces the overshoot and ringing associated with large capacitive loads. A possible problem with this technique is that a voltage divider is created with the added series resistor and any resistor connected in parallel with the capacitive load. The voltage divider introduces a gain error at the output that reduces the output swing. The error contributed by the voltage divider may be insignificant. For instance, with a load resistance,  $R_{(L)} = 10 \ k\Omega$  and  $R_{(S)} = 20 \ \Omega$ , the gain error is only about 0.2%. However, when  $R_{(L)}$  is decreased to 600  $\Omega$ , which the OPAx320-Q1 device is able to drive, the error increases to 7.5%.



Figure 31. Improving Capacitive Load Drive



### **Feature Description (continued)**



Figure 32. Small-Signal Overshoot versus Capacitive Load (100-mV<sub>PP</sub> Output Step)

### 7.3.6 Overload Recovery Time

Overload recovery time is the time it takes the output of the amplifier to come out of saturation and recover to the linear region. Overload recovery is particularly important in applications where small signals must be amplified in the presence of large transients. Figure 33 and Figure 34 show the positive and negative overload recovery times of the OPAx320-Q1 device, respectively. In both cases, the time elapsed before the OPAx320-Q1 device comes out of saturation is less than 100 ns. In addition, the symmetry between the positive and negative recovery times allows excellent signal rectification without distortion of the output signal.





### 7.4 Device Functional Modes

#### 7.4.1 Rail-to-Rail Input

The OPAx320-Q1 device features true rail-to-rail input operation, with supply voltages as low as  $\pm 0.9$  V (1.8 V). The design of the OPAx320-Q1 amplifiers include an internal charge-pump that powers the amplifier input stage with an internal supply rail at approximately 1.6 V above the external supply (V+). This internal supply rail allows the single differential input pair to operate and remain very linear over a very wide input common-mode range. A unique zero-crossover input topology eliminates the input offset transition region typical of many rail-to-rail, complementary input stage operational amplifiers. This topology allows the OPAx320-Q1 device to provide superior common-mode performance (CMRR > 110 dB, typical) over the entire common-mode input range, which extends 100 mV beyond both power-supply rails. When driving analog-to-digital converters (ADCs), the highly linear V<sub>(CM)</sub> range of the OPAx320-Q1 device assures maximum linearity and lowest distortion.

#### 7.4.2 Phase Reversal

The OPAx320-Q1 op amp is designed to be immune to phase reversal when the input pins exceed the supply voltages, therefore providing further in-system stability and predictability. Figure 35 shows the input voltage exceeding the supply voltage without any phase reversal.



 $V_{S} = \pm 2.5 V$ 

Figure 35. No Phase Reversal



### 8 Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

#### 8.1 Application Information

The OPAx320-Q1 device can be used in a wide range of applications such as a transimpedance amplifier, highimpedance sensor, active filter, and for driving ADCs.

#### 8.2 Typical Applications

#### 8.2.1 Transimpedance Amplifier

Wide gain bandwidth, low input bias current, low input voltage, and current noise make the OPAx320-Q1 device an ideal wideband photodiode transimpedance amplifier. Low-voltage noise is important because photodiode capacitance causes the effective noise gain of the circuit to increase at high frequency.

The key elements to a transimpedance design, as shown in Figure 36, are the expected diode capacitance  $(C_{(D)})$ , which should include the parasitic input common-mode and differential-mode input capacitance (4 pF + 5 pF); the desired transimpedance gain  $(R_{(FB)})$ ; and the gain-bandwidth (GBW) for the OPAx320-Q1 device (20 MHz). With these three variables set, the feedback capacitor value  $(C_{(FB)})$  can be set to control the frequency response.  $C_{(FB)}$  includes the stray capacitance of  $R_{(FB)}$ , which is 0.2 pF for a typical surface-mount resistor.



(1) C(FB) is optional to prevent gain peaking. C(FB) includes the stray capacitance of R(FB).

#### Figure 36. Dual-Supply Transimpedance Amplifier

#### 8.2.1.1 Design Requirements

PARAMETER	VALUE
Supply voltage V <sub>(V+)</sub>	2.5 V
Supply voltage V <sub>(V-)</sub>	-2.5 V

#### OPA320-Q1, OPA2320-Q1 SLOS884A-SEPTEMBER 2014-REVISED DECEMBER 2016

Submit Documentation Feedback

18

#### 8.2.1.2 Detailed Design Procedure

To achieve a maximally-flat, second-order Butterworth frequency response, the feedback pole should be set to:

$$\frac{1}{2 \times \pi \times R_{(FB)} \times C_{(FB)}} = \sqrt{\frac{GBW}{4 \times \pi \times R_{(FB)} \times C_{(D)}}}$$
(2)

Use Equation 3 to calculate the bandwidth.

$$f_{(-3 \text{ dB})} = \sqrt{\frac{\text{GBW}}{2 \times \pi \times \text{R}_{(\text{FB})} \times \text{C}_{(\text{D})}}}$$
(3)

For even higher transimpedance bandwidth, consider the high-speed CMOS OPA380 (90-MHz GBW), OPA354 (100-MHz GBW), OPA300 (180-MHz GBW), OPA355 (200-MHz GBW), or OPA656 and OPA657 (400-MHz GBW).

For single-supply applications, the +INx input can be biased with a positive DC voltage to allow the output to reach true zero when the photodiode is not exposed to any light, and respond without the added delay that results from coming out of the negative rail; this configuration is shown in Figure 37. This bias voltage also appears across the photodiode, providing a reverse bias for faster operation.

(1)  $C_{(FB)}$  is optional to prevent gain peaking.  $C_{(FB)}$  includes the stray capacitance of  $R_{(FB)}$ .

#### Figure 37. Single-Supply Transimpedance Amplifier

For additional information, refer to the application bulletin from TI, *Compensate Transimpedance Amplifiers Intuitively* (SBOA055).

#### 8.2.1.2.1 Optimizing The Transimpedance Circuit

To achieve the best performance, components should be selected according to the following guidelines:

- For lowest noise, select R<sub>(FB)</sub> to create the total required gain. Using a lower value for R<sub>(FB)</sub> and adding gain after the transimpedance amplifier generally produces poorer noise performance. The noise produced by R<sub>(FB)</sub> increases with the square-root of R<sub>(FB)</sub>, whereas the signal increases linearly. Therefore, signal-to-noise ratio improves when all the required gain is placed in the transimpedance stage.
- 2. Minimize photodiode capacitance and stray capacitance at the summing junction (inverting input). This capacitance causes the voltage noise of the op amp to be amplified (increasing amplification at high frequency). Using a low-noise voltage source to reverse-bias a photodiode can significantly reduce the capacitance. Smaller photodiodes have lower capacitance. Use optics to concentrate light on a small photodiode.
- 3. Noise increases with increased bandwidth. Limit the circuit bandwidth to only that required. Use a capacitor across the R<sub>(FB)</sub> to limit bandwidth, even if not required for stability.





4. Circuit board leakage can degrade the performance of an otherwise well-designed amplifier. Clean the circuit board carefully. A circuit board guard trace that encircles the summing junction and is driven at the same voltage can help control leakage.

For additional information, refer to the following application bulletins from TI: Noise Analysis of FET Transimpedance Amplifiers (SBOA060), and Noise Analysis for High-Speed Op Amps (SBOA066).

#### 8.2.1.3 Application Curves

Wide gain bandwidth as shown in Figure 38 and low input voltage noise as shown in Figure 39 make the OPAx320-Q1 device an ideal wideband photodiode transimpedance amplifier.



#### 8.2.2 High-Impedance Sensor Interface

Many sensors have high source impedances that may range up to 10 M $\Omega$ , or even higher. The output signal of sensors often must be amplified or otherwise conditioned by means of an amplifier. The input bias current of this amplifier can load the sensor output and cause a voltage drop across the source resistance, as shown in Figure 40, where (V<sub>(+INx)</sub> = V<sub>S</sub> - I<sub>(BIAS)</sub> × R<sub>(S)</sub>). The last term, I<sub>(BIAS)</sub> × R<sub>(S)</sub>, shows the voltage drop across R<sub>(S)</sub>. To prevent errors introduced to the system as a result of this voltage, an op amp with very low input bias current must be used with high impedance sensors. This low current keeps the error contribution by I<sub>(BIAS)</sub> × R<sub>(S)</sub> less than the input voltage noise of the amplifier, so that it does not become the dominant noise factor. The OPAx320-Q1 device series of op amps feature very low input bias current (typically 200 fA), and are therefore ideal choices for such applications.



Figure 40. Noise as a Result of I(BIAS)



#### 8.2.3 Driving ADCs

The OPAx320-Q1 device series op amps are well-suited for driving sampling analog-to-digital converters (ADCs) with sampling speeds up to 1 MSPS. The zero-crossover distortion input stage topology allows the OPAx320-Q1 device to drive ADCs without degradation of differential linearity and THD.

The OPAx320-Q1 device can be used to buffer the ADC switched input capacitance and resulting charge injection while providing signal gain. Figure 42 shows the OPAx320-Q1 device configured to drive the ADS8326.



Figure 41. Two Op-Amp Instrumentation Amplifier With Improved High-Frequency Common-Mode Rejection



(1) Suggested value; may require adjustment based on specific application.

(2) Single-supply applications lose a small number of ADC codes near ground as a result of op amp output swing limitation. If a negative power supply is available, this simple circuit creates a -0.3-V supply to allow output swing to true ground potential.

#### Figure 42. Driving the ADS8326



#### OPA320-Q1, OPA2320-Q1 SLOS884A – SEPTEMBER 2014 – REVISED DECEMBER 2016

### 8.2.4 Active Filter

The OPAx320-Q1 device is well-suited for active filter applications that require a wide bandwidth, fast slew rate, low-noise, single-supply operational amplifier. Figure 43 shows a 500 kHz, second-order, low-pass filter using the multiple-feedback (MFB) topology. The components have been selected to provide a maximally-flat Butterworth response. Beyond the cutoff frequency, roll-off is –40 dB/dec. The Butterworth response is ideal for applications requiring predictable gain characteristics, such as the anti-aliasing filter used in front of an ADC.

One point to observe when considering the MFB filter is that the output is inverted, relative to the input. If this inversion is not required, or not desired, a noninverting output can be achieved through one of the following options:

- 1. adding an inverting amplifier
- 2. adding an additional second-order MFB stage
- 3. using a noninverting filter topology, such as the Sallen-Key

MFB and Sallen-Key, low-pass and high-pass filter synthesis is quickly accomplished using TI's FilterPro<sup>™</sup> program. This software is available as a free download at www.ti.com.



Figure 43. Second-Order Butterworth 500-kHz Low-Pass Filter



Figure 44. OPAx320-Q1 Configured as a Three-Pole, 20-kHz, Sallen-Key Filter



### 9 Power Supply Recommendations

The OPAx320-Q1 device is specified for operation from 1.8 to 5.5 V ( $\pm$ 0.9 to  $\pm$ 2.75 V); many specifications apply from  $-40^{\circ}$ C to 125°C. Parameters that can exhibit significant variance with regard to operating voltage or temperature are presented in the *Typical Characteristics* section.

#### CAUTION

Supply voltages larger than 6 V can permanently damage the device (see the *Absolute Maximum Ratings* table).

Place  $0.1-\mu F$  bypass capacitors close to the power-supply pins to reduce errors coupling in from noisy or highimpedance power supplies. For more detailed information on bypass capacitor placement, refer to the *Layout Guidelines*.

### 10 Layout

#### **10.1 Layout Guidelines**

For best operational performance of the device, use good PCB layout practices, including:

- Noise can propagate into analog circuitry through the power pins of the circuit as a whole and operational amplifier itself. Bypass capacitors are used to reduce the coupled noise by providing low-impedance power sources local to the analog circuitry.
  - Connect low-ESR, 0.1-µF ceramic bypass capacitors between each supply pin and ground, placed as close to the device as possible. A single bypass capacitor from V+ to ground is applicable for singlesupply applications.
- Separate grounding for analog and digital portions of circuitry is one of the simplest and most-effective methods of noise suppression. One or more layers on multilayer PCBs are usually devoted to ground planes. A ground plane helps distribute heat and reduces EMI noise pickup. Make sure to physically separate digital and analog grounds, paying attention to the flow of the ground current. For more detailed information, refer to *Circuit Board Layout Techniques*, SLOA089.
- To reduce parasitic coupling, run the input traces as far away from the supply or output traces as possible. If it is not possible to keep them separate, it is much better to cross the sensitive trace perpendicular as opposed to in parallel with the noisy trace.
- Place the external components as close to the device as possible. As shown in , keeping RF and RG close to the inverting input will minimize parasitic capacitance.
- Keep the length of input traces as short as possible. Always remember that the input traces are the most sensitive part of the circuit.
- Consider a driven, low-impedance guard ring around the critical traces. A guard ring can significantly reduce leakage currents from nearby traces that are at different potentials.



#### 10.2 Layout Example



Figure 45. Operational Amplifier Board Layout for Noninverting Configuration

TEXAS INSTRUMENTS

www.ti.com

### **11** Device and Documentation Support

#### 11.1 Device Support

#### 11.1.1 Development Support

For related documentation see the following:

- ADS8326 16-Bit, High-Speed, 2.7V to 5.5V microPower Sampling Analog-to-Digital Converter (SBAS343)
- Compensate Transimpedance Amplifiers Intuitively (SBOA055)
- FilterPro<sup>™</sup> User's Guide (SBFA001)
- Noise Analysis of FET Transimpedance Amplifiers (SBOA060)
- Noise Analysis for High-Speed Op Amps (SBOA066)
- OPAx380 Precision, High-Speed Transimpedance Amplifier (SBOS291)
- OPAx354 250MHz, Rail-to-Rail I/O, CMOS Operational Amplifiers (SBOS233)
- OPAx355 200MHz, CMOS Operational Amplifier With Shutdown (SBOS195)
- OPA656 Wideband, Unity-Gain Stable, FET-Input Operational Amplifier (SBOS196)

### 11.2 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

#### **Table 1. Related Links**

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY
OPA320-Q1	Click here	Click here	Click here	Click here	Click here
OPA2320-Q1	Click here	Click here	Click here	Click here	Click here

### **11.3 Receiving Notification of Documentation Updates**

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

### **11.4 Community Resources**

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E<sup>™</sup> Online Community *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support TI's Design Support** Quickly find helpful E2E forums along with design support tools and contact information for technical support.

### 11.5 Trademarks

E2E is a trademark of Texas Instruments.

FilterPro is a trademark of Texas Instruments Incorporated.

All other trademarks are the property of their respective owners.

#### 11.6 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.



#### 11.7 Glossary

#### SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

### 12 Mechanical, Packaging, And Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



17-Dec-2016

## PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
OPA2320AQDGKRQ1	ACTIVE	VSSOP	DGK	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	ZAEV	Samples
OPA320AQDBVRQ1	PREVIEW	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	15DD	
OPA320AQDBVTQ1	PREVIEW	SOT-23	DBV	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	15DD	

<sup>(1)</sup> The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



17-Dec-2016

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF OPA2320-Q1, OPA320-Q1 :

• Catalog: OPA2320, OPA320

NOTE: Qualified Version Definitions:

• Catalog - TI's standard catalog product

# PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

### TAPE AND REEL INFORMATION





## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	-	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
OPA2320AQDGKRQ1	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
OPA320AQDBVRQ1	SOT-23	DBV	5	3000	178.0	9.0	3.3	3.2	1.4	4.0	8.0	Q3
OPA320AQDBVTQ1	SOT-23	DBV	5	250	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3

TEXAS INSTRUMENTS

www.ti.com

# PACKAGE MATERIALS INFORMATION

21-Dec-2016



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
OPA2320AQDGKRQ1	VSSOP	DGK	8	2500	366.0	364.0	50.0
OPA320AQDBVRQ1	SOT-23	DBV	5	3000	180.0	180.0	18.0
OPA320AQDBVTQ1	SOT-23	DBV	5	250	180.0	180.0	18.0

DBV (R-PDSO-G5)

PLASTIC SMALL-OUTLINE PACKAGE



- All linear dimensions are in millimeters. A.
  - This drawing is subject to change without notice. Β.
  - Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side. C.
  - D. Falls within JEDEC MO-178 Variation AA.



DBV (R-PDSO-G5)

PLASTIC SMALL OUTLINE



NOTES:

A. All linear dimensions are in millimeters.B. This drawing is subject to change without notice.

- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.



DGK (S-PDSO-G8)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 per end.

- D Body width does not include interlead flash. Interlead flash shall not exceed 0.50 per side.
- E. Falls within JEDEC MO-187 variation AA, except interlead flash.



# DGK (S-PDSO-G8)

# PLASTIC SMALL OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications				
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive			
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications			
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers			
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps			
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy			
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial			
Interface	interface.ti.com	Medical	www.ti.com/medical			
Logic	logic.ti.com	Security	www.ti.com/security			
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense			
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video			
RFID	www.ti-rfid.com					
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com			
Wireless Connectivity	www.ti.com/wirelessconnectivity					

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2016, Texas Instruments Incorporated