



Order

Now



Support & Community

2.2



OPA180-Q1, OPA2180-Q1

Design

Reference

SBOS861-MAY 2017

OPAx180-Q1 0.1-µV/°C Drift, Low-Noise, Rail-to-Rail Output, 36-V, **Zero-Drift Operational Amplifiers**

Features 1

- **Qualified for Automotive Applications**
- AEC-Q100 Qualified With the Following Results:
 - Device Temperature Grade 2: -40°C to +105°C Ambient Operating **Temperature Range**
 - Device HBM ESD Classification Level 1C
 - Device CDM ESD Classification Level C5
- Wide Supply Range: ±2 V to ±18 V
- Low Offset Voltage: 75 µV (Maximum)
- Zero Drift: 0.1 µV/°C
- Low Noise: 10 nV/VHz
- Very Low 1/f Noise
- **Excellent DC Precision:**
 - PSRR: 126 dB
 - CMRR: 114 dB
 - Open-Loop Gain (A_{OI}): 120 dB
- Quiescent Current: 525 µA (Maximum)
- Rail-to-Rail Output: Input Includes Negative Rail
- Low Bias Current: 250 pA (Typical)
- **RFI Filtered Inputs**
- MicroSIZE Packages

Applications 2

- Automotive Precision Current Measurements
- **Onboard Chargers (OBC)**
- Battery Management Systems (BMS)
- Motor Control
- Traction Inverters

3 Description

The OPA180-Q1 and OPA2180-Q1 operational amplifiers (op amps) use TI's proprietary zero-drift techniques to simultaneously provide low offset voltage (75 µV), and near zero-drift over time and temperature. These miniature, high-precision, lowquiescent-current ор amps offer high input impedance and rail-to-rail output swing within 18 mV of the rails. The input common-mode range includes the negative rail. Single- or dual-supplies ranging from 4 \overline{V} to 36 V (±2 V to ±18 V) can be used.

The single-channel and dual-channel versions are offered in VSSOP-8 packages.. All versions are specified for operation from -40°C to +105°C.

Device Information⁽¹⁾

DEVICE NAME	PACKAGE	BODY SIZE (NOM)	
OPA180-Q1	VSSOP (8)	3.00 mm × 3.00 mm	
OPA2180-Q1	VSSOP (8)	3.00 mm × 3.00 mm	

(1) For all available packages, see the orderable addendum at the end of the data sheet.





Table of Contents

1	Fea	tures 1
2	Арр	lications 1
3	Des	cription 1
4	Rev	ision History 2
5	Zero	o-Drift Amplifier Portfolio 3
6	Pin	Configuration and Functions 4
7	Spe	cifications6
	7.1	Absolute Maximum Ratings 6
	7.2	ESD Ratings 6
	7.3	Recommended Operating Conditions 6
	7.4	Thermal Information: OPA180-Q1 7
	7.5	Thermal Information: OPA2180-Q1 7
	7.6	Electrical Characteristics: V _S = ± 2 V to ± 18 V (V _S = 4 V to 36 V)
	7.7	Typical Characteristics: Table of Graphs 10
	7.8	Typical Characteristics 11
8	Deta	ailed Description 15

	8.1	Overview	15
	8.2	Functional Block Diagram	15
	8.3	Feature Description	16
	8.4	Device Functional Modes	18
9	App	lication and Implementation	19
	9.1	Application Information	19
	9.2	Typical Applications	19
10	Pow	ver Supply Recommendations	23
11	Lay	out	24
	11.1	Layout Guidelines	24
	11.2	Layout Example	24
12	Dev	ice and Documentation Support	25
	12.1	Related Links	25
	12.2	Trademarks	25
	12.3	Electrostatic Discharge Caution	25
	12.4	Glossary	25
13	Mec	hanical, Packaging, and Orderable	
	Info	mation	25

4 Revision History

DATE	REVISION	NOTES
May 2017	*	Initial release.



5 Zero-Drift Amplifier Portfolio

VERSION	PRODUCT	OFFSET VOLTAGE (µV)	OFFSET VOLTAGE DRIFT (μV/°C)	BANDWIDTH (MHz)
	OPA188-Q1(4 V to 36 V)	25	0.085	2
	OPA180-Q1 (4 V to 36 V)	75	0.35	2
Single	OPA333 (5 V)	10	0.05	0.35
	OPA378 (5 V)	50	0.25	0.9
	OPA735 (12 V)	5	0.05	1.6
	OPA2188-Q1 (4 V to 36 V)	25	0.085	2
	OPA2180-Q1 (4 V to 36 V)	75	0.35	2
Dual	OPA2333 (5 V)	10	0.05	0.35
	OPA2378 (5 V)	50	0.25	0.9
	OPA2735 (12 V)	5	0.05	1.6
	OPA4188 (4 V to 36 V)	25	0.085	2
Quad	OPA4180 (4 V to 36 V)	75	0.35	2
	OPA4330 (5 V)	50	0.25	0.35

6 Pin Configuration and Functions



(1) NC- no internal connection

Pin Functions: OPA180-Q1

PIN		DESCRIPTION		
NAME	NO.	DESCRIPTION		
–IN	2	Inverting input		
+IN	3	Noninverting input		
NC	1, 5, 8	No connection		
OUT	6	Output		
V–	4	Negative power supply		
V+	7	Positive power supply		





Pin Functions: OPA2180-Q1

PIN		DESCRIPTION
NAME	NO.	DESCRIPTION
–IN A	2	Inverting input, channel A
+IN A	3	Noninverting input, channel A
–IN B	6	Inverting input, channel B
+IN B	5	Noninverting input, channel B
OUT A	1	Output, channel A
OUT B	7	Output, channel B
V–	4	Negative power supply
V+	8	Positive power supply

7 Specifications

7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT
Supply voltage			±20, ±40 (single-supply)	V
Signal input terminals	Voltage	(V–) – 0.5	(V+) + 0.5	V
	Current		±10	mA
Output short-circuit ⁽²⁾		Continuous		
Operating temperature -55 105		105	°C	
Junction temperature			150	°C
Storage temperature		-65	150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) Short-circuit to ground, one amplifier per package.

7.2 ESD Ratings

			VALUE	UNIT
V	Flastrastatia disabarga	Human-body model (HBM), per AEC Q100-002 ⁽¹⁾	±1500	N
V _(ESD) Electrostatic discharg	Electrostatic discharge	Charged-device model (CDM), per AEC Q100-011	±750	v

(1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted), $R_L = 10 \text{ k}\Omega$ connected to $V_S / 2$, and $V_{COM} = V_{OUT} = V_S / 2$, (unless otherwise noted)

		MIN	NOM	MAX	UNIT
Supply voltage [(V+) – (V–)]	Single-supply	4.5		36	V
	Bipolar-supply	±2.25		±18	V
Operating temperature		-40		105	°C

6



7.4 Thermal Information: OPA180-Q1

		OPA180-Q1	
	THERMAL METRIC ⁽¹⁾	DGK (VSSOP)	UNIT
		8 PINS	
R_{\thetaJA}	Junction-to-ambient thermal resistance	180.4	°C/W
R _{0JC(top)}	Junction-to-case(top) thermal resistance	67.9	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	102.1	°C/W
ΨJT	Junction-to-top characterization parameter	10.4	°C/W
ΨЈВ	Junction-to-board characterization parameter	100.3	°C/W
R _{0JC(bot)}	Junction-to-case(bottom) thermal resistance	N/A	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

7.5 Thermal Information: OPA2180-Q1

		OPA2180-Q1	
	THERMAL METRIC ⁽¹⁾	DGK (VSSOP)	UNIT
		8 PINS	
$R_{ hetaJA}$	Junction-to-ambient thermal resistance	159.3	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	37.4	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	48.5	°C/W
ΨJT	Junction-to-top characterization parameter	1.2	°C/W
ΨЈВ	Junction-to-board characterization parameter	77.1	°C/W
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	N/A	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

STRUMENTS

ÈXAS

7.6 Electrical Characteristics: $V_s = \pm 2$ V to ± 18 V ($V_s = 4$ V to 36 V)

$at T = 25^{\circ}C P$	- 10 kO connected to	$\sqrt{2}$ and $\sqrt{2}$	-1/ $-1//2$	(uplace otherwise noted)
$a_{1A} = 2500, R_{1}$		$v_{\rm S}$ / z , and $v_{\rm COM}$	- vout $-$ vs / 2 ,	(unless otherwise noted)

	PARAMETER		CONDITIONS	MIN	TYP	MAX	UNIT
OFFSET	VOLTAGE						
V _{IO}	Input offset voltage				15	75	μV
dV _{IO} /dT	Input offset voltage drift		$T_A = -40^{\circ}C$ to $105^{\circ}C$		0.1	0.35	μV/°C
			$V_S = 4 V \text{ to } 36 V$ $V_{CM} = V_S / 2$		0.1	0.5	μV/V
PSRR Power-supply rejection ratio		io				0.5	μV/V
	Long-term stability				4 ⁽¹⁾		μV
	Channel separation, dc				1		μV/V
INPUT BI	AS CURRENT			· · ·			
			OPA2180-Q1		±0.25	±1	nA
	lanut biog gurrant		OPA2180-Q1: T _A = -40°C to 105°C	18		±5	nA
I _{IB}	IB Input bias current		OPA180-Q1		±0.25	±1.7	nA
			OPA180-Q1: T _A = -40°C to 105°C	18		±6	nA
			OPA2180-Q1		±0.5	±2	nA
land offerst summer		OPA2180-Q1: T _A = -40°C to 105°C	6		±2.5	nA	
I _{IO}	Input offset current		OPA180-Q1			±3.4	nA
			OPA180-Q1: T _A = -40°C to 105°C	6		±3	nA
NOISE							
	Input voltage noise		f = 0.1 Hz to 10 Hz		0.25		μV_{PP}
e _n	Input voltage noise densit	у	f = 1 kHz		10		nV/√Hz
i _n	Input current noise density	/	f = 1 kHz		10		fA/√Hz
INPUT VC	DLTAGE RANGE						
V _{CM}	Common-mode voltage ra	inge		V-		(V+) – 1.5	V
			$(V-) < V_{CM} < (V+) - 1.5 V$	104	114		dB
CMRR	Common-mode rejection r	atio	$ T_A = -40^{\circ}C \text{ to } 105^{\circ}C \\ (V-) + 0.5 \text{ V} < V_{CM} < (V+) - 1.5 \text{ V} $	100	104		dB
INPUT IM	PEDANCE			1			
z _{id}	Differential				100 6		MΩ pF
z _{ic}	Common-mode				6 9.5		$10^{12} \Omega \parallel pF$
OPEN-LO	OP GAIN			1			
			$(V-) + 500 \text{ mV} < V_0 < (V+) - 500 \text{ mV}$ $R_L = 10 \text{ k}\Omega$	110	120		dB
A _{OL}	Open-loop voltage gain			104	114		dB
FREQUE	NCY RESPONSE						
GBW	Gain bandwidth product				2		MHz
SR	Slew rate	1	G = 1		0.8		V/µs
ts	Settling time	0.1%	V _S = ±18 V, G = 1, 10-V step		22		μS
*>		0.01%					μS
t _{or}	Overload recovery time		$V_{IN} \times G = V_S$		1		μS
THD+N	Total harmonic distortion -	+ noise	$f = 1 \text{ kHz}, \text{ G} = 1, \text{ V}_{\text{OUT}} = 1 \text{ V}_{\text{RMS}}$		0.0001%		

(1) 1000-hour life test at 125°C demonstrated randomly distributed variation in the range of measurement limits, or approximately 4 µV.

Electrical Characteristics: $V_s = \pm 2 V$ to $\pm 18 V$ ($V_s = 4 V$ to 36 V) (continued)

at T_A = 25°C, R_L = 10 k Ω connected to V_S / 2, and V_{COM} = V_{OUT} = V_S / 2, (unless otherwise noted)

	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNIT
Ουτρυτ	г		i.		u	
		No load		8	18	mV
	Voltage output swing from rail	$R_L = 10 \text{ k}\Omega$		250	300	mV
voltage ouput swing non rain	$T_A = -40^{\circ}$ C to 105°C R _L = 10 k Ω		325	360	mV	
los	Short-circuit current			±18		mA
r _o	Output resistance (open loop)	$f = 2 \text{ MHz}, I_0 = 0 \text{ mA}$		120		Ω
CLOAD	Capacitive load drive			1		nF
POWER	SUPPLY					
Vs	Operating voltage range		±2 (or 4)	±1	8 (or 36)	V
				450	525	μA
I _Q Quiescent current (per amplifier)	$T_A = -40^{\circ}$ C to 105° C $I_O = 0$ mA			600	μΑ	
TEMPER	RATURE					
	Specified range		-40		105	°C
	Operating range		-40		105	°C

7.7 Typical Characteristics: Table of Graphs

Table 1. Characteristic Performance Measurements

DESCRIPTION	FIGURE
I _B and I _{OS} vs Common-Mode Voltage	Figure 1
Input Bias Current vs Temperature	Figure 2
Output Voltage Swing vs Output Current (Maximum Supply)	Figure 3
CMRR vs Temperature	Figure 4
0.1-Hz to 10-Hz Noise	Figure 5
Input Voltage Noise Spectral Density vs Frequency	Figure 6
Open-Loop Gain and Phase vs Frequency	Figure 7
Open-Loop Gain vs Temperature	Figure 8
Open-Loop Output Impedance vs Frequency	Figure 9
Small-Signal Overshoot vs Capacitive Load (100-mV Output Step)	Figure 10, Figure 11
No Phase Reversal	Figure 12
Positive Overload Recovery	Figure 13
Negative Overload Recovery	Figure 14
Small-Signal Step Response (100 mV)	Figure 15, Figure 16
Large-Signal Step Response	Figure 17, Figure 18
Large-Signal Settling Time (10-V Positive Step)	Figure 19
Large-Signal Settling Time (10-V Negative Step)	Figure 20
Short-Circuit Current vs Temperature	Figure 21
Maximum Output Voltage vs Frequency	Figure 22
Channel Separation vs Frequency	Figure 23
EMIRR IN+ vs Frequency	Figure 24



7.8 Typical Characteristics

 V_{S} = ±18 V, V_{CM} = V_{S} / 2, R_{LOAD} = 10 k Ω connected to V_{S} / 2, and C_{L} = 100 pF, unless otherwise noted.



Typical Characteristics (continued)





Typical Characteristics (continued)





Typical Characteristics (continued)



 $V_{S} = \pm 18$ V, $V_{CM} = V_{S} / 2$, $R_{LOAD} = 10$ k Ω connected to $V_{S} / 2$, and $C_{L} = 100$ pF, unless otherwise noted.



8 Detailed Description

8.1 Overview

The OPAx180-Q1 family of operational amplifiers combine precision offset and drift with excellent overall performance, making them suitable for many precision applications. The precision offset drift of only 0.1 μ V/°C provides stability over the entire temperature range. In addition, the devices offer excellent overall performance with high CMRR, PSRR, and A_{OL}. As with all amplifiers, applications with noisy or high-impedance power supplies require decoupling capacitors close to the device pins. In most cases, 0.1- μ F capacitors are adequate.

8.2 Functional Block Diagram



TEXAS INSTRUMENTS

8.3 Feature Description

8.3.1 Operating Characteristics

The OPAx180-Q1 family of amplifiers is specified for operation from 4 V to 36 V (\pm 2 V to \pm 18 V). Many of the specifications apply from -40° C to \pm 105°C. Parameters that can exhibit significant variance with regard to operating voltage or temperature are presented in the *Typical Characteristics*.

8.3.2 EMI Rejection

The OPAx180-Q1 family uses integrated electromagnetic interference (EMI) filtering to reduce the effects of EMI interference from sources such as wireless communications and densely populated boards with a mix of analog signal chain and digital components. EMI immunity can improve with circuit design techniques; the OPAx180-Q1 family benefits from these design improvements. Texas Instruments has developed the ability to accurately measure and quantify the immunity of an operational amplifier over a broad frequency spectrum extending from 10 MHz to 6 GHz. Figure 25 shows the results of this testing on the OPAx180-Q1 family . For more detailed information, see the *EMI Rejection Ratio of Operational Amplifiers* application report, available for download from www.ti.com.



Figure 25. OPAx180-Q1 EMIRR Testing

8.3.3 Phase-Reversal Protection

The OPAx180-Q1 family has an internal phase-reversal protection. Many op amps exhibit a phase reversal when the input is driven beyond the linear common-mode range. This condition is most often encountered in noninverting circuits when the input is driven beyond the specified common-mode voltage range, causing the output to reverse into the opposite rail. The input of the OPAx180-Q1 prevents phase reversal with excessive common-mode voltage. Instead, the output limits into the appropriate rail. This performance is shown in Figure 26.



Figure 26. No Phase Reversal



Feature Description (continued)

8.3.4 Capacitive Load and Stability

The dynamic characteristics of the OPAx180-Q1 are optimized for a range of common operating conditions. The combination of low closed-loop gain and high capacitive loads decreases the phase margin of the amplifier and can lead to gain peaking or oscillations. As a result, heavier capacitive loads must be isolated from the output. The simplest way to achieve this isolation is to add a small resistor (for example, R_{OUT} equal to 50 Ω) in series with the output. Figure 27 and Figure 28 illustrate graphs of small-signal overshoot versus capacitive load for several values of R_{OUT} . See the *Feedback Plots Define Op Amp AC Performance*, application report, available for download from the TI website, for details of analysis techniques and application circuits.



8.3.5 Electrical Overstress

Designers often ask questions about the capability of an operational amplifier to withstand electrical overstress. These questions tend to focus on the device inputs, but may involve the supply voltage pins or the output pin. Each of these different pin functions have electrical stress limits determined by the voltage breakdown characteristics of the particular semiconductor fabrication process and specific circuits connected to the pin. Additionally, internal electrostatic discharge (ESD) protection is built into these circuits to protect them from accidental ESD events before and during product assembly.

These ESD protection diodes provide in-circuit, input overdrive protection, as long as the current is limited to 10 mA as stated in the *Absolute Maximum Ratings* table. Figure 29 shows how a series input resistor may be added to the driven input to limit the input current. The added resistor contributes thermal noise at the amplifier input and the value must be kept to a minimum in noise-sensitive applications.



Figure 29. Input Current Protection

An ESD event produces a short duration, high-voltage pulse that is transformed into a short duration, highcurrent pulse as the pulse discharges through a semiconductor device. The ESD protection circuits are designed to provide a current path around the operational amplifier core to prevent the core from damage. The energy absorbed by the protection circuitry is then dissipated as heat.

Copyright © 2017, Texas Instruments Incorporated



Feature Description (continued)

When the operational amplifier connects into a circuit, the ESD protection components are intended to remain inactive and not become involved in the application circuit operation. However, circumstances may arise whenan applied voltage exceeds the operating voltage range of a given pin. If this condition occurs, there is a risk that some of the internal ESD protection circuits may be biased on, and conduct current. Any current flow occurs through ESD cells and rarely involves the absorption device.

If there is an uncertainty about the ability of the supply to absorb this current, external zener diodes may be added to the supply pins. The zener voltage must be selected so the diode does not turn on during normal operation.

However, the zener voltage must be low enough so that the zener diode conducts if the supply pin begins to rise above the safe operating supply voltage level.

8.4 Device Functional Modes

The OPA180-Q1and OPA2180-Q1 devices are powered on when the supply is connected. These devices can operate as a single-supply operational amplifier or dual-supply amplifier depending on the application. In single-supply operation with V- at ground (0 V), V+ can be any value between 4 V and 36 V. In dual-supply operation, the supply voltage difference between V- and V+ is from 4 V to 36 V. Typical examples of dual-supply configuration are ± 5 V, ± 10 V, ± 15 V, and ± 18 V. However, the supplies must not be symmetrical. Less common examples are V- at -3 V and V+ at 9 V, or V- at -16 V and V+ at 5 V. Any combination where the difference between V- and V+ is at least 4 V and no greater than 36 V is within the normal operating capabilities of these devices.



9 Application and Implementation

9.1 Application Information

The OPAx180-Q1 family offers excellent DC precision and AC performance. These devices operate up to 36-V supply rails and offer rail-to-rail output, ultra-low offset voltage, offset voltage drift and 2-MHz bandwidth. These features make the OPAx180-Q1 a robust, high-performance amplifier for high-voltage industrial applications.

9.2 Typical Applications

These application examples highlight a few of the circuits where the OPAx180-Q1 family can be used.

9.2.1 Bipolar ±10-V Analog Output from a Unipolar Voltage Output DAC

This design is used for conditioning a unipolar digital-to-analog converter (DAC) into an accurate bipolar signal source using the OPAx180-Q1 family and three resistors. The circuit is designed with reactive load stability in mind, and is compensated to drive nearly any conventional capacitive load associated with long cable lengths.



Copyright © 2017, Texas Instruments Incorporated

Figure 30. Circuit Schematic

9.2.1.1 Design Requirements

The design requirements are as follows:

- DAC Supply Voltage: 5-V DC
- Amplifier Supply Voltage: ±15-V DC
- Input: 3-Wire, 24-Bit SPI
- Output: ±10-V DC



Typical Applications (continued)

9.2.1.2 Detailed Design Procedure

9.2.1.2.1 Component Selection

DAC: For convenience, devices with an external reference option or devices with accessible internal references are desirable in this application because the reference creates an offset. The DAC selection in this design must primarily be based on DC error contributions typically described by offset error, gain error, and integral nonlinearity error. Occasionally, additional specifications are provided that summarize end-point errors of the DAC typically called zero-code and full-scale errors. For AC applications, slew rate and settling time may require additional consideration.

Amplifier: Amplifier input offset voltage (V_{IO}) is a key consideration for this design. V_{IO} of an operational amplifier is a typical data sheet specification, but in-circuit performance is affected by drift over temperature, the commonmode rejection ratio (CMRR), and power-supply rejection ratio (PSRR). Consideration must be given to these parameters. For AC operation, additional considerations must be made for slew rate and settling time. Input bias current (I_{IB}) is also a factor, but typically the resistor network is implemented with sufficiently small resistor values that the effects of input bias current are negligible.

Passive: Resistor matching for the op-amp resistor network is critical for the success of this design; components with tight tolerances must be selected. For this design, 0.1% resistor values are implemented, but this constraint may be adjusted based on application-specific design goals. Resistor matching contributes to offset error and gain error in this design; see *Bipolar* $\pm 10V$ *Analog Output from a Unipolar Voltage Output DAC* for further details. The tolerance of the R_{ISO} and C_{COMP} stability components is not critical, and 1% components are acceptable.

9.2.1.3 Application Curves



Figure 31. Full-Scale Output Waveform



Typical Applications (continued)







For step-by-step design procedure, circuit schematics, bill of materials, PCB files, simulation results, and test results, refer to TI Precision Design TIPD125, *Bipolar* ±10V Analog Output from a Unipolar Voltage Output DAC



9.2.2 Discrete INA + Attenuation

The OPAx180-Q1 family can be used as a high-voltage, high-impedance front-end for a precision, discrete instrumentation amplifier with attenuation. The INA159 shown in Figure 33 provides the attenuation that allows this circuit to simply interface with 3.3-V or 5-V analog-to-digital converters (ADCs).



Figure 33. Discrete INA + Attenuation for ADC With a 3.3-V Supply

9.2.3 RTD Amplifier

The OPAx180-Q1 is excellent for use in analog linearization of resistance temperature detectors (RTDs). The following circuit, Figure 34, combines the precision of the OPAx180-Q1 amplifier and the precision reference of theREF5050 to linearize a Pt100 RTD.



(1) R₅ provides positive-varying excitation to linearize output.





10 Power Supply Recommendations

The OPAx180-Q1 family is specified for operation from 4 V to 36 V (\pm 2 V to \pm 18 V); many specifications apply from –40°C to ++105°C. Parameters that exhibit significant variance with regard to operating voltage or temperature are presented in *Layout*

CAUTION

Supply voltages larger than 40 V can permanently damage the device; see the *Absolute Maximum Ratings*.

Place $0.1-\mu F$ bypass capacitors close to the power-supply pins to reduce errors coupling in from noisy or high-impedance power supplies. For more detailed information on bypass capacitor placement, see *Layout*.

11 Layout

11.1 Layout Guidelines

For best operational performance of the device, use good printed circuit board (PCB) layout practices, including:

- Noise can propagate into analog circuitry through the power pins of the circuit as a whole and op amp itself. Bypass capacitors reduce the coupled noise by providing low-impedance power sources local to the analog circuitry.
 - Connect low-ESR, 0.1-µF ceramic bypass capacitors between each supply pin and ground, placed as close to the device as possible. A single bypass capacitor from V+ to ground is applicable for singlesupply applications.
- Separate grounding for analog and digital portions of circuitry is one of the simplest and most-effective methods of noise suppression. One or more layers on multilayer PCBs typically devoted to ground planes. A ground plane helps distribute heat and reduces EMI noise pickup. Take care to physically separate digital and analog grounds, paying attention to the flow of the ground current.
- In order to reduce parasitic coupling, run the input traces as far away from the supply or output traces as
 possible. If it is not possible to keep the input traces separate, it is much better to cross the sensitive
 trace perpendicular as opposed to in parallel with the noisy trace.
- Place the external components as close to the device as possible. As shown in Figure 35, keeping RF and RG close to the inverting inputminimizes parasitic capacitance.
- Keep the length of input traces as short as possible. Always remember that the input traces are the most sensitive part of the circuit.
- Consider a driven, low-impedance guard ring around the critical traces. A guard ring can significantly reduce leakage currents from nearby traces that are at different potentials.



11.2 Layout Example

Copyright © 2017, Texas Instruments Incorporated

Figure 35. Operational Amplifier Board Layout for Noninverting Configuration



12 Device and Documentation Support

12.1 Related Links

Table 2 lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

PARTS	PRODUCT FOLDER ORDER NOW		TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY	
OPA180-Q1	Click here	Click here	Click here	Click here	Click here	
OPA2180-Q1	Click here	Click here	Click here	Click here	Click here	

Table 2. Related Links

12.2 Trademarks

12.3 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

12.4 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



26-May-2017

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
OPA180QDGKRQ1	PREVIEW	VSSOP	DGK	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	180	
OPA2180QDGKRQ1	PREVIEW	VSSOP	DGK	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	2180	

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



PACKAGE OPTION ADDENDUM

26-May-2017

OTHER QUALIFIED VERSIONS OF OPA180-Q1 :

Catalog: OPA180

NOTE: Qualified Version Definitions:

• Catalog - TI's standard catalog product

PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions	are nominal
-----------------	-------------

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
OPA180QDGKRQ1	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1

TEXAS INSTRUMENTS

www.ti.com

PACKAGE MATERIALS INFORMATION

19-May-2017



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
OPA180QDGKRQ1	VSSOP	DGK	8	2500	366.0	364.0	50.0

DGK (S-PDSO-G8)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 per end.

- D Body width does not include interlead flash. Interlead flash shall not exceed 0.50 per side.
- E. Falls within JEDEC MO-187 variation AA, except interlead flash.



DGK (S-PDSO-G8)

PLASTIC SMALL OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's noncompliance with the terms and provisions of this Notice.

> Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2017, Texas Instruments Incorporated