# Power MOSFET -3.05 Amps, -30 Volts

# **Dual P-Channel SOIC-8**

## **Features**

- High Efficiency Components in a Dual SOIC-8 Package
- High Density Power MOSFET with Low R<sub>DS(on)</sub>
- Miniature SOIC-8 Surface Mount Package Saves Board Space
- Diode Exhibits High Speed with Soft Recovery
- I<sub>DSS</sub> Specified at Elevated Temperature
- Avalanche Energy Specified
- Mounting Information for the SOIC-8 Package is Provided
- AEC-O101 Qualified NVMD3P03R2G
- These Devices are Pb-Free and are RoHS Compliant

# **Applications**

- DC-DC Converters
- Low Voltage Motor Control
- Power Management in Portable and Battery-Powered Products, i.e.:
   Computers, Printers, PCMCIA Cards, Cellular & Cordless Telephones

# MAXIMUM RATINGS (T<sub>J</sub> = 25°C unless otherwise noted)

Rating	Symbol	Value	Unit
Drain-to-Source Voltage	$V_{DSS}$	-30	V
Gate-to-Source Voltage - Continuous	$V_{GS}$	±20	V
Thermal Resistance – Junction-to-Ambient (Note 1) Total Power Dissipation @ T <sub>A</sub> = 25°C Continuous Drain Current @ 25°C Continuous Drain Current @ 70°C Pulsed Drain Current (Note 4)	R <sub>θJA</sub> P <sub>D</sub> I <sub>D</sub> I <sub>DM</sub>	171 0.73 -2.34 -1.87 -8.0	°C/W W A A
Thermal Resistance – Junction-to-Ambient (Note 2) Total Power Dissipation @ T <sub>A</sub> = 25°C Continuous Drain Current @ 25°C Continuous Drain Current @ 70°C Pulsed Drain Current (Note 4)	R <sub>0JA</sub> P <sub>D</sub> I <sub>D</sub> I <sub>D</sub>	100 1.25 -3.05 -2.44 -12	°C/W W A A
Thermal Resistance – Junction-to-Ambient (Note 3) Total Power Dissipation @ T <sub>A</sub> = 25°C Continuous Drain Current @ 25°C Continuous Drain Current @ 70°C Pulsed Drain Current (Note 4)	R <sub>θJA</sub> P <sub>D</sub> I <sub>D</sub> I <sub>D</sub>	62.5 2.0 -3.86 -3.1 -15	°C/W W A A
Operating and Storage Temperature Range	T <sub>J</sub> , T <sub>stg</sub>	-55 to +150	°C
Single Pulse Drain-to-Source Avalanche Energy – Starting $T_J = 25^{\circ}\text{C}$ ( $V_{DD} = -30 \text{ Vdc}, V_{GS} = -4.5 \text{ Vdc}, \text{ Peak I}_L = -7.5 \text{ Apk}, L = 5 \text{ mH}, R_G = 25 \Omega$ )	E <sub>AS</sub>	140	mJ
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 10 seconds	TL	260	°C

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

- 1. Minimum FR-4 or G-10 PCB, t = Steady State.
- Mounted onto a 2" square FR-4 Board (1 in sq, 2 oz Cu 0.06" thick single sided), t = steady state.
- Mounted onto a 2" square FR-4 Board (1 in sq, 2 oz Cu 0.06" thick single sided), t ≤ 10 seconds.
- 4. Pulse Test: Pulse Width = 300 μs, Duty Cycle = 2%.




# ON Semiconductor®

## http://onsemi.com


V <sub>DSS</sub>	R <sub>DS(ON)</sub> Typ	I <sub>D</sub> Max
-30 V	85 mΩ @ –10 V	-3.05 A

## P-Channel





# MARKING DIAGRAM\* AND PIN ASSIGNMENT



ED3P03= Specific Device Code

A = Assembly Location

Y = Year WW = Work We

VW = Work Week = Pb-Free Package

(Note: Microdot may be in either location)

\*For additional marking information, refer to Application Note AND8002/D.

#### ORDERING INFORMATION

Device	Package	Shipping <sup>†</sup>
NTMD3P03R2G	SOIC-8 (Pb-Free)	2500 / Tape & Reel
NVMD3P03R2G	SOIC-8 (Pb-Free)	2500 / Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D

# **ELECTRICAL CHARACTERISTICS** ( $T_J = 25^{\circ}C$ unless otherwise noted) (Note 5)

Characteristic		Symbol	Min	Тур	Max	Unit
OFF CHARACTERISTICS		•		•		•
Drain-to-Source Breakdown Voltage (V <sub>GS</sub> = 0 Vdc, I <sub>D</sub> = -250 μAdc) Temperature Coefficient (Positive)			-30 -	- -30	_ _	Vdc mV/°C
Zero Gate Voltage Drain Current $ (V_{DS} = -24 \text{ Vdc, } V_{GS} = 0 \text{ Vdc, } T_J = 25^{\circ}\text{C}) $ $ (V_{DS} = -24 \text{ Vdc, } V_{GS} = 0 \text{ Vdc, } T_J = 125^{\circ}\text{C}) $ $ (V_{DS} = -30 \text{ Vdc, } V_{GS} = 0 \text{ Vdc, } T_J = 25^{\circ}\text{C}) $		I <sub>DSS</sub>	- - -	- - -	-1.0 -20 -2.0	μAdc
Gate-Body Leakage Current (V <sub>GS</sub> = -20 Vdc, V <sub>DS</sub> = 0 Vdc)		I <sub>GSS</sub>	_	-	-100	nAdc
Gate-Body Leakage Current (V <sub>GS</sub> = +20 Vdc, V <sub>DS</sub> = 0 Vdc)			_	-	100	nAdc
ON CHARACTERISTICS						I
Gate Threshold Voltage $(V_{DS} = V_{GS}, I_D = -250 \ \mu Adc)$ Temperature Coefficient (Negative)		V <sub>GS(th)</sub>	-1.0 -	-1.7 3.6	-2.5 -	Vdc
Static Drain-to-Source On-State Resistance ( $V_{GS} = -10$ Vdc, $I_D = -3.05$ Adc) ( $V_{GS} = -4.5$ Vdc, $I_D = -1.5$ Adc)			- -	0.063 0.090	0.085 0.125	Ω
Forward Transconductance (V <sub>DS</sub> =	–15 Vdc, I <sub>D</sub> = –3.05 Adc)	9FS	-	5.0	-	Mhos
DYNAMIC CHARACTERISTICS						
Input Capacitance		C <sub>iss</sub>	-	520	750	pF
Output Capacitance	$(V_{DS} = -24 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}, $ f = 1.0 MHz)	C <sub>oss</sub>	_	170	325	
Reverse Transfer Capacitance	,	C <sub>rss</sub>	-	70	135	
SWITCHING CHARACTERISTICS (N	lotes 6 and 7)					
Turn-On Delay Time		t <sub>d(on)</sub>	-	12	22	ns
Rise Time	$(V_{DD} = -24 \text{ Vdc}, I_D = -3.05 \text{ Adc},$	t <sub>r</sub>	-	16	30	
Turn-Off Delay Time	$V_{GS} = -10 \text{ Vdc},$ $R_G = 6.0 \Omega)$	t <sub>d(off)</sub>	_	45	80	
Fall Time		t <sub>f</sub>	-	45	80	
Turn-On Delay Time		t <sub>d(on)</sub>	-	16	-	ns
Rise Time	$(V_{DD} = -24 \text{ Vdc}, I_D = -1.5 \text{ Adc},$	t <sub>r</sub>	-	42	-	
Turn-Off Delay Time	$V_{GS} = -4.5 \text{ Vdc},$ $R_G = 6.0 \Omega)$	t <sub>d(off)</sub>	-	32	-	
Fall Time	<del>-</del> ,	t <sub>f</sub>	_	35	-	
Total Gate Charge	(V <sub>DS</sub> = −24 Vdc,	Q <sub>tot</sub>	-	16	25	nC
Gate-Source Charge	$V_{GS} = -24 \text{ Vdc},$ $V_{GS} = -10 \text{ Vdc},$	Q <sub>gs</sub>	_	2.0	-	
Gate-Drain Charge	I <sub>D</sub> = -3.05 Adc)	Q <sub>gd</sub>	-	4.5	-	
BODY-DRAIN DIODE RATINGS (No	te 6)			•		•
Diode Forward On-Voltage	$(I_S = -3.05 \text{ Adc}, V_{GS} = 0 \text{ V})$ $(I_S = -3.05 \text{ Adc}, V_{GS} = 0 \text{ V}, T_J = 125^{\circ}\text{C})$	V <sub>SD</sub>	-	-0.96 -0.78	-1.25 -	Vdc
Reverse Recovery Time		t <sub>rr</sub>	_	34	_	ns
	$(I_S = -3.05 \text{ Adc}, V_{GS} = 0 \text{ Vdc}, \\ dI_S/dt = 100 \text{ A}/\mu\text{s})$	ta	_	18	-	
	αιδιαι – 100 7/μ3)	t <sub>b</sub>	-	16	-	
Reverse Recovery Stored Charge		Q <sub>RR</sub>	_	0.03	-	μС

Handling precautions to protect against electrostatic discharge is mandatory.
 Indicates Pulse Test: Pulse Width = 300 μs max, Duty Cycle = 2%.
 Switching characteristics are independent of operating junction temperature.

## TYPICAL ELECTRICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance vs. Gate-to-Source Voltage




Figure 4. On-Resistance vs. Gate-to-Source Voltage




Figure 5. On-Resistance vs. Drain Current and Gate Voltage





Figure 6. On Resistance Variation with Temperature







Figure 11. Resistive Switching Time Variation vs. Gate Resistance

Figure 12. Diode Forward Voltage vs. Current



 $\begin{array}{c|c} I_S & & \\ \hline & t_{rr} & \\ \hline & t_a & t_b \\ \hline & t_b \\ \hline & I_S \\ \end{array}$ 

Figure 13. Maximum Rated Forward Biased Safe Operating Area

Figure 14. Diode Reverse Recovery Waveform






Figure 15. FET Thermal Response

## PACKAGE DIMENSIONS

# SOIC-8 NB CASE 751-07 **ISSUE AK**



## **SOLDERING FOOTPRINT\***



Mounting Techniques Reference Manual, SOLDERRM/D.

#### NOTES:

- 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
- ANSI Y14.5M, 1982.
  CONTROLLING DIMENSION: MILLIMETER.
  DIMENSION A AND B DO NOT INCLUDE
  MOLD PROTRUSION.
  MAXIMUM MOLD PROTRUSION 0.15 (0.006)
- 5. DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR
  PROTRUSION SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION. 751-01 THRU 751-06 ARE OBSOLETE. NEW
- STANDARD IS 751-07

	MILLIMETERS		INCHES	
DIM	MIN	MAX	MIN	MAX
Α	4.80	5.00	0.189	0.197
В	3.80	4.00	0.150	0.157
C	1.35	1.75	0.053	0.069
D	0.33	0.51	0.013	0.020
G	1.27 BSC		0.050 BSC	
Η	0.10	0.25	0.004 0.010	
7	0.19	0.25	0.007	0.010
K	0.40	1.27	0.016	0.050
М	0 °	8 °	0 ° 8 °	
N	0.25	0.50	0.010	0.020
S	5.80	6.20	0.228	0.244

## STYLE 11:

SOURCE 1 PIN 1.

- 2. GATE 1
- SOURCE 2
- GATE 2 DRAIN 2 5.
- 6. DRAIN 2
- DRAIN 1 DRAIN 1

\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and

ON Semiconductor and under a registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking, pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for suspecific may which the failure of the SCILLC product could create a sixting when the failure of the SCILLC product could create a sixting when the failure of the SCILLC product could create a sixting when the representation when the second content of the scill of the SCILLC product could create a sixting when the second content of the scill of t surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

# **PUBLICATION ORDERING INFORMATION**

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA

Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910 Japan Customer Focus Center

Phone: 81-3-5817-1050

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative