Single SPST Analog Switch

The NLAS4501 is an analog switch manufactured in sub-micron silicon-gate CMOS technology. It achieves very low R_{ON} while maintaining extremely low power dissipation. The device is a bilateral switch suitable for switching either analog or digital signals, which may vary from zero to full supply voltage.

The NLAS4501 is pin-for-pin compatible with the MAX4501. The NLAS4501 can be used as a direct replacement for the MAX4501 in all 2.0 V to 5.5 V applications where a $R_{\rm ON}$ performance improvement is required.

The Enable pin is compatible with standard CMOS outputs when supply voltage is nominal 5.0 Volts. It is also over-voltage tolerant, making it a very useful logic level translator.

- Guaranteed R_{ON} of 32 Ω at 5.5 V
- Low Power Dissipation: $I_{CC} = 2 \mu A$
- Provides Voltage translation for many different voltage levels
 3.3 to 5.0 V, Enable pin may go as high as +5.5 Volts
 1.8 to 3.3 V
 1.8 to 2.5 V
- Improved version of MAX4501 (at any voltage between 2 and 5.5 Volts)
- Chip Complexity: FETs 11
- Pb-Free Packages are Available




Figure 1. Pinout (Top View)



ON Semiconductor®

http://onsemi.com

MARKING DIAGRAMS



SC70-5/SC-88A/SOT-353 DF SUFFIX CASE 419A





SOT23-5/TSOP-5/SC59-5 DT SUFFIX CASE 483



d = Date Code

	PIN ASSIGNMENT							
1	СОМ							
2	NO							
3	GND							
4	ENABLE							
5	V _{CC}							

FUNCTION TABLE

State of Analog Switch
Off
On

ORDERING INFORMATION

See detailed ordering and shipping information on page 7 of this data sheet.

MAXIMUM RATINGS

Symbol	Para	meter	Value	Unit
V _{CC}	Positive DC Supply Voltage	-0.5 to +7.0	V	
V _{IN}	Digital Input Voltage (Enable)		-0.5 to +7.0	V
V _{IS}	Analog Output Voltage (V _{NO} or V _{COM})		-0.5 to V _{CC} +0.5	V
I _{IK}	DC Current, Into or Out of Any Pin		±20	mA
T _{STG}	Storage Temperature Range		-65 to +150	°C
T _L	Lead Temperature, 1 mm from Case for	260	°C	
TJ	Junction Temperature under Bias		+150	°C
θ_{JA}	Thermal Resistance	SC70-5/SC-88A (Note 1) TSOP-5	350 230	°C/W
P _D	Power Dissipation in Still Air at 85°C	SC70-5/SC-88A TSOP-5	150 200	mW
MSL	Moisture Sensitivity		Level 1	
F _R	Flammability Rating	Oxygen Index: 30% - 35%	UL-94-VO (0.125 in)	
V _{ESD}	ESD Withstand Voltage	Human Body Model (Note 2) Machine Model (Note 3) harged Device Model (Note 4)	> 2000 > 100 N/A	V
I _{Latch-Up}	Latch-Up Performance Above V _{CC} and	Below GND at 85°C (Note 5)	±300	mA

Maximum ratings are those values beyond which device damage can occur. Maximum ratings applied to the device are individual stress limit values (not normal operating conditions) and are not valid simultaneously. If these limits are exceeded, device functional operation is not implied, damage may occur and reliability may be affected.

- 1. Measured with minimum pad spacing on an FR4 board, using 10 mm-by-1 inch, 2-ounce copper trace with no air flow.
- 2. Tested to EIA/JESD22-A114-A.
- 3. Tested to EIA/JESD22-A115-A.
- 4. Tested to JESD22-C101-A.
- 5. Tested to EIA/JESD78.

RECOMMENDED OPERATING CONDITIONS

Symbol	Characteristics	Min	Max	Unit	
V _{CC}	Positive DC Supply Voltage		2.0	5.5	V
V _{IN}	Digital Input Voltage (Enable)		GND	5.5	V
V _{IO}	Static or Dynamic Voltage Across an Off Switch		GND	V _{CC}	V
V _{IS}	Analog Input Voltage (NO, COM)		GND	V _{CC}	V
T _A	Operating Temperature Range, All Package Types		-55	+125	°C
t _r , t _f	Input Rise or Fall Time, (Enable Input)	$V_{cc} = 3.3 \text{ V} \pm 0.3 \text{ V}$ $V_{cc} = 5.0 \text{ V} \pm 0.5 \text{ V}$	0	100 20	ns/V

DEVICE JUNCTION TEMPERATURE VERSUS TIME TO 0.1% BOND FAILURES

Junction Temperature °C	Time, Hours	Time, Years
80	1,032,200	117.8
90	419,300	47.9
100	178,700	20.4
110	79,600	9.4
120	37,000	4.2
130	17,800	2.0
140	8,900	1.0




Figure 2. Failure Rate vs. Time Junction Temperature

DC CHARACTERISTICS - Digital Section (Voltages Referenced to GND)

				Guaranteed Max Limit			
Symbol	Parameter	Condition	V _{CC}	-55 to 25°C	<85°C	<125°C	Unit
V _{IH}	Minimum High-Level Input Voltage, Enable Inputs		2.0 3.0 4.5 5.5	1.5 2.1 3.15 3.85	1.5 2.1 3.15 3.85	1.5 2.1 3.15 3.85	V
V _{IL}	Maximum Low-Level Input Voltage, Enable Inputs		2.0 3.0 4.5 5.5	0.5 0.9 1.35 1.65	0.5 0.9 1.35 1.65	0.5 0.9 1.35 1.65	V
I _{IN}	Maximum Input Leakage Current, Enable Inputs	V _{IN} = 5.5 V or GND	0 V to 5.5 V	<u>+</u> 0.1	<u>+</u> 1.0	<u>+</u> 1.0	μΑ
Icc	Maximum Quiescent Supply Current (per package)	Enable and VIS = VCC or GND	5.5	1.0	1.0	2.0	μΑ

DC ELECTRICAL CHARACTERISTICS - Analog Section

				Guaranteed Max Limit			
Symbol	Parameter	Condition	V _{CC}	-55 to 25°C	<85°C	<125°C	Unit
R _{ON}	Maximum ON Resistance (Figures 8 – 12)	$\begin{aligned} V_{IN} &= V_{IH} \\ V_{IS} &= V_{CC} \text{ to GND} \\ I_{IS}I &= \leq 10.0 \text{mA} \end{aligned}$	3.0 4.5 5.5	45 30 25	50 35 30	55 40 35	Ω
R _{FLAT(ON)}	ON Resistance Flatness	$\begin{aligned} &V_{IN} = V_{IH} \\ &I_{IS}I = \leq 10.0 \text{mA} \\ &V_{IS} = 1\text{V}, 2\text{V}, 3.5\text{V} \end{aligned}$	4.5	4	4	5	Ω
I _{NO(OFF)}	Off Leakage Current, Pin 2 (Figure 3)	$\begin{aligned} &V_{IN} = V_{IL} \\ &V_{NO} = 1.0 \text{ V}, V_{COM} = 4.5 \text{ V} \\ &\text{or} \\ &V_{COM} = 1.0 \text{ V} \text{ and } V_{NO} \text{ 4.5 V} \end{aligned}$	5.5	1	10	100	nA
I _{COM(OFF)}	Off Leakage Current, Pin 1 (Figure 3)	V _{IN} = V _{IL} V _{NO} = 4.5 V or 1.0 V V _{COM} = 1.0 V or 4.5 V	5.5	1	10	100	nA

AC ELECTRICAL CHARACTERISTICS (Input t_{f} = t_{f} = 3.0 ns)

					Guaranteed Max Limit								
			Vcc	-5	55 to 25	5°C		<85°C	;		<125°0		
Symbol	Parameter	Test Conditions	(V)	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
t _{ON}	Turn-On Time	$R_L = 300 \Omega$, $C_L = 35 pF$ (Figures 4, 5, and 13)	2.0 3.0 4.5 5.5		7.0 5.0 4.5 4.5	14 10 9 9			16 12 11 11			16 12 11 11	ns
toff	Turn-Off Time	$R_L = 300 \Omega$, $C_L = 35 pF$ (Figures 4, 5, and 13)	2.0 3.0 4.5 5.5		11.0 7.0 5.0 5.0	22 14 10 10			24 16 12 12			24 16 12 12	ns

		Typical @ 25, V _{CC} = 5.0 V	
C _{IN} C _{NO or} C _{NC} C _{COM(OFF)} C _{COM(ON)}	Maximum Input Capacitance, Select Input Analog I/O (switch off) Common I/O (switch off) Feedthrough (switch on)	8 10 10 20	pF

ADDITIONAL APPLICATION CHARACTERISTICS (Voltages Referenced to GND Unless Noted)

			V _{CC}	Limit	
Symbol	Parameter	Condition	V	25°C	Unit
BW	Maximum On-Channel -3dB Bandwidth or Minimum Frequency Response	V_{IS} = 0 dBm V_{IS} centered between V_{CC} and GND (Figures 6 and 14)	3.0 4.5 5.5	190 200 220	MHz
V _{ONL}	Maximum Feedthrough On Loss	V_{IS} = 0 dBm @ 10 kHz V_{IS} centered between V_{CC} and GND (Figure 6)	3.0 4.5 5.5	-2 -2 -2	dB
V _{ISO}	Off-Channel Isolation	f = 100 kHz; V_{IS} = 1 V RMS V_{IS} centered between V_{CC} and GND (Figures 6 and 15)	3.0 4.5 5.5	-93	dB
Q	Charge Injection Enable Input to Common I/O	$\begin{aligned} &V_{IS} = V_{CC\ to}\ \text{GND, F}_{IS} = 20\ \text{kHz} \\ &t_r = t_f = 3\ \text{ns} \\ &R_{IS} = 0\ \Omega,\ C_L = 1000\ \text{pF} \\ &Q = C_L * \Delta V_{OUT} \\ &(\text{Figures 7 and 16}) \end{aligned}$	3.0 5.5	1.5 3.0	pC
THD	Total Harmonic Distortion THD + Noise	F_{IS} = 20 Hz to 1 MHz, R_L = Rgen = 600 Ω , C_L = 50 pF V_{IS} = 3.0 V_{PP} sine wave V_{IS} = 5.0 V_{PP} sine wave (Figure 17)	3.3 5.5	0.3 0.15	%




Figure 3. Switch Leakage vs. Temperature




Figure 4. t_{ON}/t_{OFF}





Figure 5. t_{ON}/t_{OFF}




Channel switch control/s test socket is normalized. Off isolation is measured across an off channel. On loss is the bandwidth of an On switch. V_{ISO} , Bandwidth and V_{ONL} are independent of the input signal direction. V_{ISO} = Off Channel Isolation = 20 Log $\left(\frac{V_{OUT}}{V_{IN}}\right)$ for V_{IN} at 100 kHz

$$V_{ONL}$$
 = On Channel Loss = 20 Log $\left(\frac{V_{OUT}}{V_{IN}}\right)$ for V_{IN} at 100 kHz to 50 MHz

Bandwidth (BW) = the frequency 3 dB below V_{ONL}

Figure 6. Off Channel Isolation/On Channel Loss (BW)/Crosstalk (On Channel to Off Channel)/V_{ONL}






Figure 8. R_{ON} vs. V_{COM} and V_{CC} (@25°C)




Figure 9. R_{ON} vs. V_{COM} and Temperature, V_{CC} = 2.0 V




Figure 10. R_{ON} vs. V_{COM} and Temperature, V_{CC} = 2.5 V




Figure 11. R_{ON} vs. V_{COM} and Temperature, V_{CC} = 3.0 V




Figure 12. R_{ON} vs. V_{COM} and Temperature, V_{CC} = 4.5 V




Figure 13. Switching Time vs. Supply Voltage, T = 25°C




Figure 14. ON Channel Bandwidth and Phase Shift Over Frequency

Figure 15. Off Channel Isolation

V_{CC} = 5.0 V

100 300

TA = 25°C

10




Figure 16. Charge Injection vs. V_{COM}




Figure 17. THD vs. Frequency

DEVICE ORDERING INFORMATION


		Devid	ce Nomenclat				
Device Order Number	Circuit Indicator	Technology	Device Function	Package Suffix	Tape & Reel Suffix	Package Type	Shipping [†]
NLAS4501DFT2	NL	AS	4501	DF	T2	SC-88A	178 mm (7) 3000 / Tape & Reel
NLAS4501DFT2G	NL	AS	4501	DF	T2	SC-88A (Pb-Free)	178 mm (7) 3000 / Tape & Reel
NLAS4501DTT1	NL	AS	4501	DT	T1	SOT-23/TSOP-5	178 mm (7 inch) 3000 / Tape & Reel
NLAS4501DTT1G	NL	AS	4501	DT	T1	SOT-23/TSOP-5 (Pb-Free)	178 mm (7 inch) 3000 / Tape & Reel


[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.


PACKAGE DIMENSIONS

SC70-5/SC-88A/SOT-353 **DF SUFFIX**

CASE 419A-02 ISSUE G







- NOTES:

 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.


 2. CONTROLLING DIMENSION: INCH.

 3. 419A-01 OBSOLETE. NEW STANDARD 419A-02.

 4. DIMENSIONS A AND B DO NOT INCLUDE MOLD FLASH, PROTRUSIONS, OR GATE BURRS.

	INC	HES	MILLIN	ETERS	
DIM	MIN	MAX	MIN	MAX	
Α	0.071	0.087	1.80	2.20	
В	0.045	0.053	1.15	1.35	
С	0.031	0.043	0.80	1.10	
D	0.004	0.012	0.10	0.30	
G	0.026	BSC	0.65 BSC		
Н		0.004		0.10	
J	0.004	0.010	0.10	0.25	
K	0.004	0.012	0.10	0.30	
N	0.008	REF	0.20	REF	
9	0.070	0.087	2.00	2 20	

SOLDERING FOOTPRINT*





*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

PACKAGE DIMENSIONS

SOT23-5/TSOP-5/SC59-5 **DT SUFFIX**

CASE 483-02 ISSUE C






- NOTES:
 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
 2. CONTROLLING DIMENSION: MILLIMETER.
 3. MAXIMUM LEAD THICKNESS INCLUDES LEAD FINISH THICKNESS. MINIMUM LEAD THICKNESS IS THE MINIMUM THICKNESS OF BASE MATERIAL.
 4. A AND B DIMENSIONS DO NOT INCLUDE MOLD FLASH, PROTRUSIONS, OR GATE BURRS.

	MILLIMETERS		INCHES	
DIM	MIN	MAX	MIN	MAX
Α	2.90	3.10	0.1142	0.1220
В	1.30	1.70	0.0512	0.0669
С	0.90	1.10	0.0354	0.0433
D	0.25	0.50	0.0098	0.0197
G	0.85	1.05	0.0335	0.0413
Н	0.013	0.100	0.0005	0.0040
J	0.10	0.26	0.0040	0.0102
K	0.20	0.60	0.0079	0.0236
L	1.25	1.55	0.0493	0.0610
М	0	10	0	10
S	2.50	3.00	0.0985	0.118₸

SOLDERING FOOTPRINT*



^{*}For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 61312, Phoenix, Arizona 85082–1312 USA Phone: 480–829–7710 or 800–344–3860 Toll Free USA/Canada Fax: 480–829–7709 or 800–344–3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

Japan: ON Semiconductor, Japan Customer Focus Center 2–9–1 Kamimeguro, Meguro–ku, Tokyo, Japan 153–0051 Phone: 81–3–5773–3850

ON Semiconductor Website: http://onsemi.com

Order Literature: http://www.onsemi.com/litorder

For additional information, please contact your local Sales Representative.