2.5V / 3.3V 7GHz/10Gbps **Differential 1:4 LVPECL Fanout Buffer**

Multi-Level Inputs w/ Internal Termination

Description

The NB7L14 is a differential 1:4 LVPECL fanout buffer. The NB7L14 produces four identical LVPECL output copies of Clock or Data operating up to 7 GHz or 10.7 Gb/s, respectively. As such, the NB7L14 is ideal for SONET, GigE, Fiber Channel, Backplane and other Clock or Data distribution applications.

The differential inputs incorporate internal 50 Ω termination resistors that are accessed through the VT Pin. This feature allows the NB7L14 to accept various logic standards, such as LVPECL, CML, LVDS, LVCMOS or LVTTL logic levels. The V_{REFAC} reference output can be used to rebias capacitor-coupled differential or single-ended input signals. The 1:4 fanout design was optimized for low output skew applications.

The NB7L14 is a member of the GigaComm[™] family of high performance clock products.

Features

- Input Data Rate > 10.7 Gb/s
- Input Clock Frequency > 7 GHz
- 165 ps Typical Propagation Delay
- 45 ps Typical Rise and Fall Times
- <15 ps max Output Skew
- <0.8 ps maximum RMS Clock Jitter
- <15 ps pp of Data Dependent Jitter
- Differential LVPECL Outputs, 720 mV peak-to-peak, typical
- LVPECL Operating Range: $V_{CC} = 2.375$ V to 3.6 V with GND = 0 V
- NECL Operating Range: $V_{CC} = 0$ V with GND = -2.375 V to -3.6 V
- Internal Input Termination Resistors, 50 Ω
- V_{REFAC} Reference Output
- Functionally Compatible with Existing 2.5 V / 3.3 V LVEL, LVEP, EP, and SG Devices
- -40°C to +85°C Ambient Operating Temperature
- These are Pb-Free Devices



ON Semiconductor®

http://onsemi.com



= Work Week

= Pb-Free Package

(Note: Microdot may be in either location)

*For additional marking information, refer to Application Note AND8002/D.



Figure 1. Logic Diagram

ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 8 of this data sheet.



Figure 2. QFN-16 Pinout (Top View)

Table 1. PIN DESCRIPTION

| Pin | Name | I/O | Description |
|-----|-----------|--|---|
| 1 | IN | ECL, CML, LVCMOS, LVDS, LVTTL Input | Non-inverted Differential Input. Note 1. Internal 50 Ω Resistor to Termination Pin, VT |
| 2 | VT | - | Internal 50– Ω Termination Pin for IN/IN inputs. |
| 3 | VREFAC | | Output Reference Voltage for capacitor-coupled inputs |
| 4 | ĪN | ECL, CML, LVCMOS, LVDS, LVTTL Input | Inverted Differential Input. Note 1. Internal 50 Ω Resistor to Termination Pin, VT. |
| 5 | GND | - | Negative Supply Voltage |
| 6 | <u>Q3</u> | LVPECL Output | Inverted Differential Output. Typically Terminated with 50 Ω Resistor to V $_{CC}$ – 2.0 V. |
| 7 | Q3 | LVPECL Output | Non-inverted Differential Output. Typically Terminated with 50 Ω Resistor to V $_{CC}$ – 2.0 V. |
| 8 | VCC | - | Positive Supply Voltage |
| 9 | <u>Q2</u> | LVPECL Output | Inverted Differential Output. Typically Terminated with 50 Ω Resistor to V_{CC} – 2.0 V. |
| 10 | Q2 | LVPECL Output | Non-inverted Differential Output. Typically Terminated with 50 Ω Resistor to V _{CC} – 2.0 V. |
| 11 | <u>Q1</u> | LVPECL Output | Inverted Differential Output. Typically Terminated with 50 Ω Resistor to V_{CC} – 2.0 V. |
| 12 | Q1 | LVPECL Output | Non-inverted Differential Output. Typically Terminated with 50 Ω Resistor to V $_{CC}$ – 2.0 V. |
| 13 | VCC | - | Positive Supply Voltage |
| 14 | <u>Q0</u> | LVPECL Output | Inverted Differential Output. Typically Terminated with 50 Ω Resistor to V_{CC} – 2.0 V. |
| 15 | Q0 | LVPECL Output | Non-inverted Differential Output. Typically Terminated with 50 Ω Resistor to V _{CC} – 2.0 V. |
| 16 | GND | - | Negative Supply Voltage |
| - | EP | - | The Exposed Pad (EP) on the QFN-16 package bottom is thermally connected to the die for im- proved heat transfer out of package. The exposed pad must be attached to a heat-sinking con- duit. The pad is electrically connected to the die, and must be electrically connected to device GND. |

1. In the differential configuration when the input termination pin (VT) is connected to a common termination voltage or left open, and if no signal is applied on IN/IN input, then, the device will be susceptible to self–oscillation.

2. All VCC and GND pins must be externally connected to a power supply for proper operation.

Table 2. ATTRIBUTES

| Characteris | Value | |
|---------------------------------|-----------------------------------|----------------------|
| ESD Protection | Human Body Model Machine Model | > 2.0 V > 150 V |
| Moisture Sensitivity (Note 3) | QFN-16 | Level 1 |
| Flammability Rating | Oxygen Index: 28 to 34 | UL 94 V-0 @ 0.125 in |
| Transistor Count | 173 | |
| Meets or exceeds JEDEC Spec EIA | JESD78 IC Latchup Test | |

3. For additional information, see Application Note AND8003/D.

Table 3. MAXIMUM RATINGS

| Symbol | Parameter | Condition 1 | Condition 2 | Rating | Unit |
|-------------------|--|---------------------|--------------------------------------|----------------|------|
| V _{CC} | Positive Power Supply | GND = 0 V | | -0.5 V to +4.0 | V |
| V _{IO} | Positive Input/Output Voltage | GND = 0 V | $-0.5 \leq V_{lo} \leq V_{CC} + 0.5$ | 4.0 | V |
| V _{INPP} | Differential Input Voltage D – D | | | 2.8 | V |
| I _{IN} | Input Current Through R_T (50 Ω Resistor) | | | ±40 | mA |
| I _{OUT} | Output Current (LVPECL Output) | Continuous Surge | | 50 100 | mA |
| IVFREFAC | V _{REFAC} Sink/Source Current | | | ±1.5 | mA |
| T _A | Operating Temperature Range | QFN-16 | | -40 to +85 | °C |
| T _{stg} | Storage Temperature Range | | | –65 to +150 | °C |
| θ_{JA} | Thermal Resistance (Junction-to-Ambient) (Note 4) | 0 lfpm 500 lfpm | QFN-16 QFN-16 | 42 35 | °C/W |
| θJC | Thermal Resistance (Junction-to-Case) (Note 4) | | QFN-16 | 4 | °C/W |
| T _{sol} | Wave Solder Pb-Free | | | 265 | °C |

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.
JEDEC standard multilayer board – 2S2P (2 signal, 2 power) with 8 filled thermal vias under exposed pad.

Table 4. DC CHARACTERISTICS, MULTI-LEVEL INPUTS V_{CC} = 2.375 V to 3.6V, GND = 0 V, T_A = -40°C to +85°C t

| Symbol | Characteristic | | Min | Тур | Max | Unit |
|-----------------|--|--|--------------|------------|--------------|------|
| POWER S | SUPPLY CURRENT | | | | | |
| V _{CC} | Power Supply Voltage | V _{CC} = 2.5 V V _{CC} = 3.3 V | 2.375 3.0 | 2.5 3.3 | 2.625 3.6 | V |
| I _{CC} | Power Supply Current (Inputs and Outputs Open) | | | 85 | 105 | mA |

LVPECL OUTPUTS (Notes 5 & 6)

| V _{OH} | Output HIGH Voltage | V _{CC} = 2.5V V _{CC} = 3.3V | V _{CC} – 1145 1355 2155 | V _{CC} – 900 1600 2400 | V _{CC} – 825 1675 2475 | mV |
|-----------------|---------------------|--|--|---------------------------------------|--|----|
| V _{OL} | Output LOW Voltage | V _{CC} = 2.5 V V _{CC} = 3.3 V | V _{CC} – 2000 500 1300 | V _{CC} – 1700 800 1600 | V _{CC} - 1500 1000 1800 | mV |

DIFFERENTIAL INPUT DRIVEN SINGLE-ENDED (see Figure 5 & 7) (Note 7)

| V _{IH} | Single-ended Input HIGH Voltage | V _{th} + 75 | V _{CC} | mV |
|------------------|--|----------------------|----------------------|----|
| V _{IL} | Single-ended Input LOW Voltage | GND | V _{th} – 75 | mV |
| V _{th} | Input Threshold Reference Voltage Range (Note 8) | 1125 | V _{CC} – 75 | mV |
| V _{ISE} | Single-ended Input Voltage Amplitude ($V_{IH} - V_{IL}$) | 150 | 2800 | mV |

VREFAC

| V _{REFAC} Output Reference Voltage (100 µA Load) | V _{CC} – 1400 | V _{CC} – 1300 | V _{CC} – 1000 | mV | |
|---|------------------------|------------------------|------------------------|----|--|
|---|------------------------|------------------------|------------------------|----|--|

DIFFERENTIAL INPUTS DRIVEN DIFFERENTIALLY (see Figure 6 & 8) (Note 9)

| V _{IHD} | Differential Input HIGH Voltage | 1200 | V _{CC} | mV |
|------------------|--|------|-----------------------|----|
| V _{ILD} | Differential Input LOW Voltage | 0 | V _{IHD} – 50 | mV |
| V _{ID} | Differential Input Voltage (V _{IHD} – V _{ILD}) | 100 | 2800 | mV |
| V _{CMR} | Input Common Mode Range (Differential Configuration) (Note 10) (Figure 9) | 950 | V _{CC} – 50 | mV |
| I _{IH} | Input HIGH Current IN / IN, (VT Open) | -150 | 150 | μΑ |
| IIL | Input LOW Current IN / IN, (VT Open) | -150 | 150 | μA |

TERMINATION RESISTORS

| R_{TIN} Internal Input Termination Resistor 45 50 55 Ω |
|--|
|--|

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.

5. LVPECL outputs loaded with 50 Ω to V_{CC} – 2.0 V for proper operation. 6. Input and output parameters vary 1:1 with V_{CC}. 7. V_{th}, V_{IH}, V_{IL}, and V_{ISE} parameters must be complied with simultaneously. 8. V_{th} is applied to the complementary input when operating in single–ended mode. 9. V_{IHD}, V_{ID} and V_{CMR} parameters must be complied with simultaneously.

10. V_{MR} min varies 1:1 with V_{EE}, V_{CMR} max varies 1:1 with V_{CC}. The V_{CMR} range is referenced to the most positive side of the differential input signal.

| Symbol | Characteristic | Min | Тур | Max | Unit |
|--|---|------------|------------|----------------|--------------------|
| f _{MAX} | Maximum Input Clock Frequency; $V_{OUT} \ge 400 \text{ mV}$ | 7 | 8 | | GHz |
| f _{DATAMAX} | Maximum Operating Data Rate; NRZ, (PRBS23) | 10 | 11 | | Gbps |
| V _{OUTPP} | | 500 400 | 720 450 | | mV |
| t _{PLH} , t _{PHL} | Propagation Delay IN to Q | 125 | 165 | 200 | ps |
| tSKEW | Duty Cycle Skew (Note 12) Output – Output Within Device Skew Device to Device Skew | | 3 | 15 15 50 | ps |
| t _{DC} | $\begin{array}{ll} \mbox{Output Clock Duty Cycle} & f_{in} \leq 7 \mbox{ GHz} \\ \mbox{(Reference Duty Cycle = 50\%)} \end{array}$ | 45 | 50 | 55 | % |
| t _{JITTER} | $\begin{array}{ll} \text{RMS Random Clock Jitter (Note 13)} & f_{in} \leq 7 \text{ GHz} \\ \text{Peak-to-Peak Data Dependent Jitter (Note 14)} & f_{in} \leq 10.7 \text{ Gb/s} \end{array}$ | | 0.5 5 | 0.8 15 | ps rms ps pk–pk |
| V _{INPP} | Input Voltage Swing/Sensitivity (Differential Configuration) (Note 15) | 100 | | 1200 | mV |
| t _r t _f | Output Rise/Fall Times @ 1.0 GHz Qx, Qx (20% - 80%) | 30 | 45 | 60 | ps |

| Table 5. AC CHARACTERISTICS | $V_{CC} = 2.375 \text{ V}$ to 3.6 V, GND = 0 V, TA = -40°C to +85°C ; (I | Note 11) |
|-----------------------------|--|----------|
|-----------------------------|--|----------|

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.

Measured by forcing V_{INPP}(min) from a 50% duty cycle clock source. All loading with an external R_L = 50 Ω to V_{CC} – 2.0 V. Input edge rates 40 ps (20% – 80%).

12. Skew is measured between outputs under identical transitions and conditions @ 0.5 GHz. Duty cycle skew is measured between differential outputs using the deviations of the sum of T_{pw}- and T_{pw}+ @ 0.5 GHz.

13. Additive RMS jitter with 50% duty cycle clock signal.

14. Additive peak-to-peak data dependent jitter with input NRZ data at PRBS23.

15. Input and output voltage swing is a single-ended measurement operating in differential mode.



Figure 3. CLOCK Output Voltage Amplitude (V_{OUTPP}) vs. Input Frequency (f_{in}) at Ambient Temperature (Typ)



Figure 4. Input Structure











Figure 9. V_{CMR} Diagram







Figure 8. Differential Inputs Driven Differentially













Figure 15. Capacitor–Coupled Differential Interface (V_T Connected to External V_{REFAC})

*V_{REFAC} bypassed to ground with a 0.01 μF capacitor



Figure 16. Typical Termination for Output Driver and Device Evaluation (See Application Note AND8020/D – Termination of ECL Logic Devices.)

ORDERING INFORMATION

| Device | Package | Shipping [†] |
|-------------|---------------------|-----------------------|
| NB7L14MNG | QFN-16 (Pb-Free) | 123 Units / Rail |
| NB7L14MNTXG | QFN-16 (Pb-Free) | 3000 / Tape & Reel |

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

PACKAGE DIMENSIONS



*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

GigaComm is a trademark of Semiconductor Components Industries LLC (SCILLC).

ON Semiconductor and use registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other application in which the BSCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death agosciated with such unintended or unauthorized use to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada Fax: 303–675–2176 or 800–344–3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support: Depres 441-22-700-0010

Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81–3–5773–3850 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative