SGS-THOMSON MICROELECTRONICS

MK48Z02 MK48Z12

S G S-THOMSON

CMOS 2K x 8 ZEROPOWER SRAM

- PREDICTED WORST CASE BATTERY LIFE OF 11 YEARS @ 70°C
- DATA RETENTION IN THE ABSENCE OF POWER
- DATA SECURITY PROVIDED BY AUTOMATIC WRITE PROTECTION DURING POWER FAILURE
- + 5 VOLT ONLY READ/WRITE
- CONVENTIONAL SRAM WRITE CYCLES
- FULL CMOS-440mW ACTIVE ; 5.5mW STANDBY
- 24-PIN DUAL IN LINE PACKAGE, JEDEC PINOUTS
- READ-CYCLE TIME EQUALS WRITE-CYCLE TIME
- LOW-BATTERY WARNING
- TWO POWER-FAIL DESELECT TRIP POINTS AVAILABLE:
 - $-MK48Z024.75V \ge V_{PFD} \ge 4.50V$
 - MK48Z12 4.50V \geq VPFD \geq 4.20V

DESCRIPTION

The MK48Z02/12 is a 16.384-bit. Non-Volatile Static RAM, organized 2K x 8 using CMOS and an integral Lithium energy source. The ZEROPOWER™ RAM has the characteristics of a CMOS static RAM, with the important added benefit of data being retained in the absence of power. Data retention current is so small that a miniature Lithium cell contained within the package provides an en-ergy source to preserve data. Low current drain has been attained by the use of a full CMOS memory cell, novel analog support circuitry, and carefully controlled junction leakage by an all implanted CMOS process. Safeguards against inadvertent data loss have been incorporated to maintain data integrity in the uncertain operating environment associated with power-up and powerdown transients. The ZEROPOWER RAM can replace existing 2K x 8 static RAM, directly conforming to the popular Byte Wide 24-pin DIP package (JEDEC). MK48Z02/12 also matches the pinning of 2716 EPROM and 2K x 8 EEPROM. Like other static RAMs, there is no limit to the number of write cycles that can be performed. Since the access time, read cycle, and write cycle are less than 250ns and require only + 5 volts, no additional support circuitry is needed for interface to a microprocessor.



Figure 1. Pin Connection

A7 🕻	1)	24	þ	Vcc
A6 🕻	2		23	þ	8A
A5 🕻	3		22	þ	Α9
A4 🕻	4		21	þ	W
A3 🛙	5		20	þ	G
A2 🕻	6	MK48Z02	19	þ	A10
A1 🕻	7	MK48Z12	18	þ	Ē
AO 🕻	8		17	þ	DQ7
DQ0 [9		16	þ	DQ6
DQ1 🕻	10		15	þ	DQ5
DQ2 🕻	11		14	þ	DQ4
GND 🕻	12		13	þ	DQ3

PIN NAMES

A0-A10	Address Inputs
Ē	Chip Enable
GND	Ground
Vcc	5 Volts
W	Write Enable
G	Output Enable
DQ0-DQ7	Data Inputs/Outputs

52E D . 7929237 0038347 273 WSGTH

MK48202, MK48212

S G S-THOMSON

T-46-23-12

Figure 2. Block Diagram



TRUTH TABLE

Vcc	Ē	G	Ŵ	Mode	DQ
<vcc(max) >Vcc(min)</vcc(max) 	VIH VIL VIL VIL	X X ViL ViH	Х ViL ViH ViH	Deselect Write Read Read	High-Z D _{IN} Dout High-Z
<vpfd(min) >VSO</vpfd(min) 	x	x	×	Power-Fail Deselect	High-Z
≤V _{SO}	x	x	x	Battery Back-up	High-Z



S G S-THOMSON

MK48Z02, MK48Z12

52E D 🗰 7929237 0038348 10T 🖿 SGTH

ABSOLUTE MAXIMUM RATINGS

T-46-23-12

Symbol	Parameter	Value	Unit
Vi	Voltage On Any Pin Relative to Ground	-0.3 to +7.0	v
TA	Ambient Operating Temperature	0 to +70	°C
TSTG	Ambient Storage (Vcc Off) Temperature	-40 to +85	°C
PD	Total Device Power Dissipation	1	w
Іоит	Output Current Per Pin	20	mA

NOTE: Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to the absolute maximum ratings conditions for extended periods of time may affect reliability.

CAUTION : Under no conditions can the "Absolute Maximum Rating" for the voltage on any pin be exceeded since it will cause permanent damage. Specifically, do not perform the "standard" continuity test on any input or output pin, i.e. do not force these pins below – 0.3V DC.

RECOMMENDED DC OPERATING CONDITIONS

 $(0^{\circ}C \leq T_A \leq 70^{\circ}C)$

Symbol	Parameter	Min.	Max.	Unit	Notes
Vcc	Supply Voltage (MK48Z02)	4.75	5.5	V	1
Vcc	Supply Voltage (MK48Z12)	4.5	5.5	V	. 1
GND	Ground	0	0	V	1
ViH	Logic "1" Voltage All Inputs	2.2	V _{CC} + 0.3V	v	1
ViL	Logic "0" Voltage All Inputs	-0.3	0.8	v	1, 2

DC ELECTRICAL CHARACTERISTICS

 $(0^{\circ}C \leq T_A \leq 70^{\circ}C; V_{CC max} \geq V_{CC} \geq V_{CCmin})$

Symbol	Parameter	Min.	Max.	Unit	Note
lcc1	Average V _{CC} Power Supply Current		80	mA	3
Icc2	TTL Standby Current ($\overline{E} = V_{IH}$)		3	mA	
Іссз	CMOS Standby Current ($\overline{E} \ge V_{CC} = 0.2V$)		1	mA	
IL	Input Leakage Current (Any Input)	-1	1	μА	4
loL	Output Leakage Current	-5	5	μΑ	4
Vон	Output Logic "1" Voltage (I _{OUT} = -1.0mA)	2.4		V	
VoL	Output Logic "0" Voltage (I _{OUT} = 2.1mA)		0.4	v	



MK48Z02, MK48Z12_____

S 6 S-THOMSON _____ T-46-23-12___

7929237 0038349 046 🛲 SGTH 52E D

AC TEST CONDITIONS

Input Levels	0.6V to 2.4V
Transition Times	5ns
Input and Output Timing Reference Levels	0.8V or 2.2V

EQUIVALENT OUTPUT LOAD DIAGRAM



CAPACITANCE

 $(T_A = 25^{\circ}C)$

Symbol	Parameter	Max.	Notes
Ci	Capacitance on all pins (except D/Q)	7 pF	4
C _{D/Q}	Capacitance on D/Q pins	10 pF	4, 5

Notes :

- 1. All voltages referenced to GND.
- 2. Negative spikes of -1.0 volt allowed for up to 10ns once per cycle.
- 3. Icc1 measured with outputs open.
- 4. Measured with Vcc≥ V1≥ GND and outputs deselected.
- 5. Effective capacitance calculated from the equation $C = I \Delta t / \Delta V$ with $\Delta V = 3$ volts and power supply at 5.0V.



52E D 7929237 0038350 868 56TH

T-46-23-12

READ MODE

The MK48Z02/12 is in the Read Mode whenever W (Write Enable) is high and \overline{E} (Chip Enable) is low, providing a ripple-through access of data from eight of 16,384 locations in the static storage array. Thus, the unique address specified by the 11 Address lnputs (A_n) defines which one of 2,048 bytes of data is to be accessed.

Valid data will be available to the eight data Output

Drivers within t_{AA} after the last address input signal is stable, providing that the \overline{E} and \overline{G} access times are satisfied. If \overline{E} or \overline{G} access times are not met, data access will be measured from the limiting parameter (t_{CEA} or t_{OEA}), rather than the address. The state of the eight Data I/O signals is controlled by the \overline{E} and \overline{G} control signals. The data lines may be in an indeterminate state between t_{OH} and t_{AA}, but the data lines will always have valid data at t_{AA}.



Figure 3. Read-Read-Write Timing

AC ELECTRICAL CHARACTERISTICS (Read Cycle Timing)

 $(0^{\circ}C \le T_A \le 70^{\circ}C; V_{CC \max} \ge V_{CC} \ge V_{CC} \min)$

Symbol	Parameter	48Z(48Z02-12		48Zx2-15		48Zx2-20		2-25	Unit	Note
	i uluiteter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.		HOLE
tRC	Read Cycle Time	120		150		200		250		ns	
taa	Address Access Time		120		150		200		250	ns	1
t CEA	Chip Enable Access Time		120		150		200		250	ns	1
t OEA	Output Enable Access Time		75		75		80		90	ns	1
tcez	Chip Enable Hi to High-Z		30		35		40		50	ns	
toez	Output Enable Hi to High-Z		30		35		40		50	ns	
toн	Valid Data Out Hold Time	15		15		15		15		ns	1

Note : Measured using the Output Load Diagram shown Page 4.



MK48Z02, MK48Z12

S G S-THOMSON

T-46-23-12

WRITE MODE

The MK48Z02/12 is in Write Mode whenever the \overline{W} and \overline{E} inputs are held low. The start of a Write is referenced to the latter occurring falling edge of either \overline{W} or \overline{E} . A Write is terminated by the earlier rising edge of \overline{W} or \overline{E} . The addresses must be held valid throughout the cycle. \overline{W} or \overline{E} must return high for a minimum of two prior to the initiation of another Read or Write Cycle. Data-in must be valid for t_{DH} afterward.

Figure 4. Write-Write-Read Timing

Some processors thrash producing spurious Write Cycles during power-up, despite application of a power-on reset. Users should force \overline{W} or \overline{E} high during power-up to protect memory after V_{CC} reaches V_{CC} (min) but before the processor stabilizes.

The MK48Z02/12 \overline{G} input is a DON'T CARE in the write mode, \overline{G} can be tied low and two-wire RAM control can be implemented. A low on \overline{W} will disable the outputs twez after \overline{W} falls. Take care to avoid bus contention when operating with two-wire control.



AC ELECTRICAL CHARACTERISTICS (Write Cycle Timing)

 $(0^{\circ}C \le T_A \le 70^{\circ}C; V_{CC max} \ge V_{CC} \ge V_{CC min})$

Symbol	Parameter		02-12	48Zx2-15		48Zx2-20		48Zx2-25		Unit	Note
	, a diffeter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit	
twc	Write Cycle Time	120		150		200		250		ns	
tas	Address Setup Time	0		0		0		0		ns	
t _{AW}	Address Valid to End of Write	90		120		140		180		ns	
tcew	Chip Enable to End of Write	75		90		120		160		ns	
twew	Write Enable to End of Write	75		90		120		160		ns	
twn	Write Recovery Time	10		10		10		10		ns	
tos	Data Setup Time	35		40		60		100		ns	
t _{DH}	Data Hold Time	5		5		5		5		ns	
twez	Write Enable Low to High-Z		40		50		60		80	ns	



S G S-THOMSON

152E D 🔳 7929237 0038352 630 🔳 SGTH

DATA RETENTION MODE

With V_{CC} applied, the MK48Z02/12 operates as a conventional BYTEWIDE static RAM. However, V_{CC} is being constantly monitored. Should the supply voltage decay, the RAM will automatically power-fail deselect, write protecting itself when V_{CC} falls within the V_{PFD} (max), V_{PFD} (min) window. The MK48Z02 has a V_{PFD} (max) - V_{PFD} (min) window of 4.75 volts to 4.5 volts, providing very high data security, particularly when all of the other system components are specified to 5.0 volts plus and minus 10%. The MK48Z12 has a V_{PFD} (max) - V_{PFD} (min) window of 4.5 volts to 4.2 volts, allowing users constrained to a 10% power supply specification to use the device.

Note : A mid-write cycle power failure may corrupt data at the current address location, but does not jeopardize the rest of the RAM's content. At voltages below V_{PFD} (min), the user can be assured the memory will be in a write protected state, provided the V_{CC} fall time does not exceed tr. The MK48Z02/12 may respond to transient noise spikes that reach into the deselect window if they should occur during the time the device is sampling V_{CC} . Therefore decoupling of power supply lines is recommended.

The power switching circuit connects external Vcc to the RAM and disconnects the battery when Vcc rises above Vso. As Vcc rises the battery voltage is checked. If the voltage is too low, an internal Battery Not OK (BOK) flag will be set. The BOK flag can be checked after power up. If the BOK flag is set, the first write attempted will be blocked. The flag is automatically cleared after the first write, and normal RAM operation resumes. Figure 5 illustrates how a BOK check routine could be structured.

Normal RAM operation can resume t_{REC} after V_{CC} exceeds V_{PFD} (max). Caution should be taken to keep \overline{E} or \overline{W} high as V_{CC} rises past V_{PFD} (min) as some systems may perform inadvertent write cycles after V_{CC} rises but before normal system operation begins.

Figure 5. Checking the BOK Flag Status





Figure 6. Power-Down/Power-Up Timing



DC ELECTRICAL CHARACTERISTICS (Power-Down/Power-Up Trip Point Voltages) $(0^{\circ}C \leq T_A \leq +70^{\circ}C)$

Symbol	Parameter	Min.	Тур.	Max.	Unit	Note
VPFD	Power-Fail Deselect Voltage (MK48Z02)	4.50	4.6	4.75	V	1
VPFD	Power-Fail Deselect Voltage (MK48Z12)	4.20	4.3	4.50	v	1
Vso	Battery Back-Up Switchover Voltage		3		v	1

AC ELECTRICAL CHARACTERISTICS (Power-Down/Power-Up Timing) $(0^{\circ}C \leq T_A \leq +70^{\circ}C)$

Symbol	Parameter	Min.	Тур.	Max.	Unit	Notes
t _{PD}	Ē or ₩ at V _{IH} before Power Down	0			ns	
t⊧	VPFD (max) to VPFD (min) VCC Fall Time	300			μs	2
t _{FB}	VPFD (min) to VSO VCC Fall Time	10			μs	3
t _{RB}	V _{SO} to V _{PFD} (min) V _{CC} Rise Time	1			μs	
tR	VPFD (min) to VPFD (max) VCC Rise Time	0			μs	
tREC	Ē or ₩ at V _{IH} after Power Up	2			ms	

Notes :

1. All voltages referenced to GND.

VPFD (max) to VPFD (min) fall times of less tr may result in deselection/write protection not occurring until 50µs after Vcc passes VerD (min). 2.

3. VPFD (min) to Vso fall times of less than tFB may cause corruption of RAM data.



8/11

T-46-23-12 MK48Z02, MK48Z12

S G S-THOMSON

52E D 🗰 7929237 0038354 403 🖬 SGTH

DATA RETENTION TIME

About Figure 7

Figure 7 illustrates how expected MK48Z02/12 battery life is influenced by temperature. The life of the battery is controlled by temperature and is virtually independent of the percentage of time the MK48Z02/12 spends in battery back-up mode.

Battery life predictions presented in Figure 7 are extrapolated from temperature accelerated life-test data collected in over 100 million device hours of continuing bare cell and encapsulated cell battery testing by SGS-THOMSON. Obviously, temperature accelerated testing cannot identify non-tem-perature dependent failure mechanisms. However, in view of the fact that no random cell failures have been recorded in any of SGS-THOMSON's ongoing battery testing since it began in 1982, we believe the likelihood of such failure mechanisms surfacing is extremely poor. For the purpose of this testing, a cell failure is defined as the inability of a cell stabilized at 25°C to produce a 2.4 volt closedcircuit voltage across a 250K ohm load resistance.

A Special Note : The summary presented in Figure 7 represents a conservative analysis of the data presently available. While SGS-THOMSON is most likely in possession of the largest collection of battery life data of this kind in the world, the results presented should not be considered absolute or final ; they can be expected to change as yet more data becomes available. We believe that future read-points of life tests presently under way and improvements in the battery technology itself will result in a continuing improvement of these figures.

Two end of life curves are presented in Figure 7. They are labeled "Average ($t_{50\%}$)" and "($t_{1\%}$)". These terms relate to the probability that a given number of failures will have accumulated by a particular point in time. If, for example, expected life at 70°C is at issue, Figure 7 indicates that a particular MK48Z02/12 has a 1% chance of having a battery failure 11 years into its life and a 50% chance of failure at the 20 year mark. Conversely, given a sample of devices, 1% of them can be expected to experience battery failure within 11 years; 50% of them can be expected to fail within 20 years.

The $t_{1\%}$ figure represents the practical onset of wear-out, and is therefore suitable for use in what would normally be though of as a worst-case ana-lysis. The $t_{50\%}$ figure represents "normal" or "average" life. It is, therefore, accurate to say that the average device will last " $t_{50\%}$ ".

Battery life is defined as beginning on the date of manufacture. Each MK48Z02/12 is marked with a nine digit manufacturing date code in the form H99XXYYZZ, example: H995B9231 is Hfabricated in Carrollton, TX; 9- assembled in Muar, Malaysia; 9-tested in Muar, Malaysia; 5B-lot designator; 9231-assembled in the year 1992, work week 31.

CALCULATING PREDICTED BATTERY LIFE

As Figure 7 indicates, the predicted life of the battery in the MK48Z02/12 is a function of temperature. The back-up current required by the memory matrix in the MK48Z02/12 is so low that it has negligible influence on battery life.

Because predicted battery life is dependent upon application controlled variables, only the user can estimate predicted battery life in a given design. As long as ambient temperature is held reasonably constant, expected life can be read directly from Figure 7. If the MK48Z02/12 spends an appreciable amount of time at a variety of temperatures, the following equations should be used to estimate battery life.

Predicted Battery Life = -

1

 $[(TA_1/TT)/BL_1)] + [(TA_2/TT)/BL_2] + ... + [(TA_n/TT)/BL_n)]$

Where: TA_1 , TA_2 , TA_n = Time at Ambient Temperature 1, 2, etc.

 $TT = Total Time = TA_1 + TA_2 + ... + TA_n$

BL1, BL2, BLn = Predicted Battery Lifetime at Temp 1, Temp 2, etc (see Figure 7).



MK48Z02. MK48Z12

52E D 🗰 7929237 0038355 34T 🖬 SGTH

EXAMPLE PREDICTED BATTERY LIFE CAL-CULATION

A cash register/terminal operates in an environment where the MK48Z02/12 is exposed to term peratures of 30°C or less for 3066 hrs/yr ; temperatures greater than 25°C, but less than 40°C for 5256 hrs/yr ; and temperatures greater than 40°C, but less than 70°C for the remaining 438 hrs/yr.

Reading predicted typical life values from Figure 7 ; $BL_1 = 456$ yrs., $BL_2 = 175$ yrs., $BL_3 = 11.4$ yrs. Total Time (TT) = 8760 hrs./yr. TA₁ = 3066 hrs./yr. TA₂ = 5256 hrs./yr. TA₃ = 438 hrs./yr.

Predicted Typical Battery Life ≥ ∑∑∑∑∑∑∑∑∑∑∑∑∑∑∑∑∑∑∑∑∑∑∑∑∑∑ [(3066/8760)/456] + [(5256/8760)/175] + [(438/8760)/11.4] ≥ 116.5 vrs.



Figure 7. Predicted Battery Storage Life Versus Temperature

SGS-THOMSON MICROELECTRONICS



For a list of available options of Package and Speed refer to the Selector Guide in this Data Book or the current Memory Shortform that will be periodically up-dated.

For further information or any aspect of this device, please contact our Sales Office nearest to you.

