Switch-mode NPN Bipolar Power Transistor

For Switching Power Supply Applications

The MJE/MJF18004 have an applications specific state-of-the-art die designed for use in 220 V line-operated switch-mode Power supplies and electronic light ballasts.

Features

- Improved Efficiency Due to Low Base Drive Requirements:
 - High and Flat DC Current Gain hFE
 - Fast Switching
 - No Coil Required in Base Circuit for Turn-Off (No Current Tail)
- Full Characterization at 125°C
- ON Semiconductor Six Sigma Philosophy Provides Tight and Reproducible Parametric Distributions
- Two Package Choices: Standard TO-220 or Isolated TO-220
- MJF18004, Case 221D, is UL Recognized at 3500 V_{RMS}: File #E69369
- These Devices are Pb-Free and are RoHS Compliant*

MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Collector–Emitter Sustaining Voltage	V _{CEO}	450	Vdc
Collector-Base Breakdown Voltage	V _{CES}	1000	Vdc
Emitter-Base Voltage	V _{EBO}	9.0	Vdc
Collector Current - Continuous	Ic	5.0	Adc
Collector Current - Peak (Note 1)	I _{CM}	10	Adc
Base Current – Continuous	Ι _Β	2.0	Adc
Base Current – Peak (Note 1)	I _{BM}	4.0	Adc
RMS Isolation Voltage (Note 2) Test No. 1 Per Figure 22a Test No. 2 Per Figure 22b Test No. 3 Per Figure 22c (for 1 sec, R.H. < 30%, T _A = 25°C)	V _{ISOL}	MJF18004 4500 3500 1500	V
Total Device Dissipation @ T _C = 25°C	P _D	75 35 0.6 0.28	W W/°C
Operating and Storage Temperature	T _J , T _{stg}	-65 to 150	°C

THERMAL CHARACTERISTICS

Characteristics	Symbol	Max	Unit
Thermal Resistance, Junction-to-Case MJE18004 MJF18004	$R_{\theta JC}$	1.65 3.55	°C/W
Thermal Resistance, Junction-to-Ambient	$R_{\theta JA}$	62.5	°C/W
Maximum Lead Temperature for Soldering Purposes 1/8" from Case for 5 Seconds	TL	260	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.


- 1. Pulse Test: Pulse Width = 5 ms, Duty Cycle ≤ 10%.
- 2. Proper strike and creepage distance must be provided.



ON Semiconductor®

www.onsemi.com


POWER TRANSISTOR 5.0 AMPERES 1000 VOLTS 35 and 75 WATTS



MARKING DIAGRAMS



TO-220AB CASE 221A-09 STYLE 1





TO-220 FULLPACK CASE 221D STYLE 2 UL RECOGNIZED



G = Pb-Free Package A = Assembly Location

Y = Year WW = Work Week

ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 8 of this data sheet.

*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ELECTRICAL CHARACTERISTICS (T_C = 25°C unless otherwise specified)

Characteristic			Symbol	Min	Тур	Max	Unit	
OFF CHARACTERISTICS				•		•		•
Collector–Emitter Sustaining Vo	oltage (I _C = 100 mA	, L = 25 m	nH)	V _{CEO(sus)}	450	_	_	Vdc
Collector Cutoff Current (V _{CE} =	Rated V _{CEO} , I _B = 0))		I _{CEO}	1	_	100	μAdo
Collector Cutoff Current (V_{CE} = Rated V_{CES} , V_{EB} = 0) (T_{C} = 25°C) (T_{C} = 125°C) (T_{C} = 125°C) (T_{C} = 125°C)			I _{CES}	- - -	- - -	100 500 100	μAdo	
Emitter Cutoff Current (V _{EB} = 9.	.0 Vdc, I _C = 0)			I _{EBO}	_	_	100	μAdo
ON CHARACTERISTICS				<u> </u>				
Base–Emitter Saturation Voltag	e (I _C = 1.0 Adc, I _B = (I _C = 2.0 Adc, I _B =			V _{BE(sat)}	- -	0.82 0.92	1.1 1.25	Vdc
Collector–Emitter Saturation Vo $(I_C=1.0 \text{ Adc}, I_B=0.1 \text{ Adc})$ $(I_C=2.0 \text{ Adc}, I_B=0.4 \text{ Adc})$ $(I_C=2.5 \text{ Adc}, I_B=0.5 \text{ Adc})$	ltage		$(T_C = 125^{\circ}C)$ $(T_C = 125^{\circ}C)$	V _{CE(sat)}	- - - -	0.25 0.29 0.3 0.36 0.5	0.5 0.6 0.45 0.8 0.75	Vdc
DC Current Gain (I_C = 1.0 Adc, V_{CE} = 2.5 Vdc) (T_C = 125°C) (I_C = 0.3 Adc, V_{CE} = 5.0 Vdc) (T_C = 125°C) (I_C = 2.0 Adc, V_{CE} = 1.0 Vdc) (T_C = 125°C)			h _{FE}	12 - 14 - 6.0 -	21 20 - 32 11 7.5	- 34 - -	-	
	c, V _{CE} = 5.0 Vdc)				10	22	_	
Current Gain Bandwidth (I _C = 0	5 Adc Voc = 10 V	dc f = 1.0) MHz)	f _T	_	13	_	MHz
Output Capacitance ($V_{CB} = 10^{\circ}$, ivil 1 <i>L</i>)	C _{ob}		50	65	pF
Input Capacitance (V _{EB} = 8.0 V		1411 12)		C _{ib}		800	1000	рF
Dynamic Saturation Voltage: Determined 1.0 μs and 3.0 μs respectively after rising I _{B1} reaches 90% of final I _{B1} (see Figure 18)	(I _C = 1.0 Adc	1.0 μs	(T _C = 125°C)	V _{CE(dsat)}	_ _ _	6.8 14	- -	Vdc
	I _{B1} = 100 mAdc V _{CC} = 300 V)	3.0 μs	(T _C = 125°C)		-	2.4 5.6	- -	
	(I _C = 2.0 Adc I _{B1} = 400 mAdc	1.0 μs	(T _C = 125°C)		-	11.3 15.5	-	
	V _{CC} = 300 V)	3.0 µs	(T _C = 125°C)		-	1.3 6.1	-	

ELECTRICAL CHARACTERISTICS — continued (T_C = 25°C unless otherwise specified)

	Symbol	Min	Тур	Max	Unit		
WITCHING CHARACT	TERISTICS: Resistive Load (D.C. ≤	10%, Pulse Width	n = 20 μs)				
Turn-On Time	$(I_C = 1.0 \text{ Adc}, I_{B1} = 0.1 \text{ Adc}, I_{B2} = 0.5 \text{ Adc}, V_{CC} = 300 \text{ V})$	(T _C = 125°C)	t _{on}	_ _	210 180	300	ns
Turn-Off Time		(T _C = 125°C)	t _{off}	_ _	1.0 1.3	1.7 -	μS
Turn-On Time	$(I_C = 2.0 \text{ Adc}, I_{B1} = 0.4 \text{ Adc}, I_{B1} = 1.0 \text{ Adc}, V_{CC} = 300 \text{ V})$	(T _C = 125°C)	t _{on}	_ _	75 90	110 -	ns
Turn-Off Time		(T _C = 125°C)	t _{off}	_ _	1.5 1.8	2.5 -	μS
Turn-On Time	$(I_C = 2.5 \text{ Adc}, I_{B1} = 0.5 \text{ Adc}, I_{B2} = 0.5 \text{ Adc}, V_{CC} = 250 \text{ V})$	(T _C = 125°C)	t _{on}	_ _	450 900	800 1400	ns
Storage Time		(T _C = 125°C)	t _S	_ _	2.0 2.2	3.0 3.5	μS
Fall Time		(T _C = 125°C)	t _f	_ _	275 500	400 800	ns
WITCHING CHARACT	TERISTICS: Inductive Load (V _{clamp}	= 300 V, V _{CC} = 15	V, L = 200 μH)				
Fall Time	$(I_C = 1.0 \text{ Adc}, I_{B1} = 0.1 \text{ Adc}, I_{B2} = 0.5 \text{ Adc})$	(T _C = 125°C)	t _{fi}	-	100 100	150 -	ns
Storage Time		(T _C = 125°C)	t _{si}	_ _	1.1 1.4	1.7 -	μs
Crossover Time		(T _C = 125°C)	t _c	_ _	180 160	250 -	ns
Fall Time	$(I_C = 2.0 \text{ Adc}, I_{B1} = 0.4 \text{ Adc}, I_{B2} = 1.0 \text{ Adc})$	(T _C = 125°C)	t _{fi}	_ _	90 150	175 -	ns
Storage Time		(T _C = 125°C)	t _{si}	_ _	1.7 2.2	2.5 -	μs
Crossover Time		(T _C = 125°C)	t _c	-	180 250	300	ns
Fall Time	$(I_C = 2.5 \text{ Adc}, I_{B1} = 0.5 \text{ Adc}, I_{B2} = 0.5 \text{ Adc},$	(T _C = 125°C)	t _{fi}	- -	70 100	130 175	ns
Storage Time	$V_{BE(off)} = -5.0 \text{ Vdc}$	(T _C = 125°C)	t _{si}	_ _	0.75 1.0	1.0 1.3	μS
Crossover Time		(T _C = 125°C)	t _C		250 250	350 500	ns

TYPICAL STATIC CHARACTERISTICS




Figure 1. DC Current Gain @ 1 Volt

Figure 2. DC Current Gain @ 5 Volts




Figure 3. Collector Saturation Region

Figure 4. Collector-Emitter Saturation Voltage




Figure 5. Base-Emitter Saturation Region

Figure 6. Capacitance

TYPICAL SWITCHING CHARACTERISTICS $(I_{B2} = I_C/2 \text{ for all switching})$




Figure 7. Resistive Switching, ton

Figure 8. Resistive Switching, toff




Figure 9. Inductive Storage Time, tsi

Figure 10. Inductive Storage Time, tsi(hFE)





Figure 11. Inductive Switching, t_c and t_{fi} , $I_C/I_B = 5$

Figure 12. Inductive Switching, t_c and t_{fi} , $I_C/I_B = 10$

TYPICAL SWITCHING CHARACTERISTICS $(I_{B2} = I_C/2 \text{ for all switching})$




300 V_Z = 300 V V_{CC} = 15 V I_C = 1 A 250 $I_{B(off)} = I_C/2$ $L_{C} = 200 \, \mu H$ t_C, CROSSOVER TIME (ns) 200 150 I_C = 2 A 100 $T_J = 25^{\circ}C$ T_J = 125°C 50 5 6 9 10 11 12 13 14 h_{FE}, FORCED GAIN

Figure 13. Inductive Fall Time

Figure 14. Inductive Crossover Time

GUARANTEED SAFE OPERATING AREA INFORMATION






Figure 15. Forward Bias Safe Operating Area

Figure 16. Reverse Bias Safe Operating Area





Figure 17. Forward Bias Power Derating

There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate I_C-V_{CE} limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate. The data of Figure 15 is based on $T_C = 25^{\circ}C$; $T_J(pk)$ is variable depending on power level. Second breakdown pulse limits are valid for duty cycles to 10% but must be derated when $T_C \ge 25$ °C. Second breakdown limitations do not derate the same as thermal limitations. Allowable current at the voltages shown on Figure 15 may be found at any case temperature by using the appropriate curve on Figure 17. T_J(pk) may be calculated from the data in Figures 20 and 21. At any case temperatures, thermal limitations will reduce the power that can be handled to values less the limitations imposed by second breakdown. For inductive loads, high voltage and current must be sustained simultaneously during turn-off with the base-to-emitter junction reverse biased. The safe level is specified as a reverse-biased safe operating area (Figure 16). This rating is verified under clamped conditions so that the device is never subjected to an avalanche mode.






Figure 18. Dynamic Saturation Voltage Measurements

Figure 19. Inductive Switching Measurements




Table 1. Inductive Load Switching Drive Circuit

TYPICAL THERMAL RESPONSE




Figure 20. Typical Thermal Response ($Z_{\theta JC(t)}$) for MJE18004




Figure 21. Typical Thermal Response for MJF18004

ORDERING INFORMATION

Device	Package	Shipping
MJE18004G	TO-220AB (Pb-Free)	50 Units / Rail
MJF18004G	TO-220 (Fullpack) (Pb-Free)	50 Units / Rail

TEST CONDITIONS FOR ISOLATION TESTS*




Figure 22a. Screw or Clip Mounting Position for Isolation Test Number 1

Figure 22b. Clip Mounting Position for Isolation Test Number 2

Figure 22c. Screw Mounting Position for Isolation Test Number 3

*Measurement made between leads and heatsink with all leads shorted together

MOUNTING INFORMATION**




Figure 23a. Screw-Mounted

Figure 23b. Clip-Mounted

Figure 23. Typical Mounting Techniques for Isolated Package

Laboratory tests on a limited number of samples indicate, when using the screw and compression washer mounting technique, a screw torque of 6 to 8 in · lbs is sufficient to provide maximum power dissipation capability. The compression washer helps to maintain a constant pressure on the package over time and during large temperature excursions.


Destructive laboratory tests show that using a hex head 4–40 screw, without washers, and applying a torque in excess of 20 in · lbs will cause the plastic to crack around the mounting hole, resulting in a loss of isolation capability.


Additional tests on slotted 4–40 screws indicate that the screw slot fails between 15 to 20 in · lbs without adversely affecting the package. However, in order to positively ensure the package integrity of the fully isolated device, ON Semiconductor does not recommend exceeding 10 in · lbs of mounting torque under any mounting conditions.

^{**} For more information about mounting power semiconductors see Application Note AN1040.

PACKAGE DIMENSIONS

TO-220 CASE 221A-09 **ISSUE AH**





- NOTES:
 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
 2. CONTROLLING DIMENSION: INCH.
 3. DIMENSION Z DEFINES A ZONE WHERE ALL BODY AND LEAD IRREGULARITIES ARE ALLOWED.


	INCHES		MILLIM	ETERS
DIM	MIN	MAX	MIN	MAX
Α	0.570	0.620	14.48	15.75
В	0.380	0.415	9.66	10.53
С	0.160	0.190	4.07	4.83
D	0.025	0.038	0.64	0.96
F	0.142	0.161	3.61	4.09
G	0.095	0.105	2.42	2.66
Н	0.110	0.161	2.80	4.10
J	0.014	0.024	0.36	0.61
K	0.500	0.562	12.70	14.27
L	0.045	0.060	1.15	1.52
N	0.190	0.210	4.83	5.33
Q	0.100	0.120	2.54	3.04
R	0.080	0.110	2.04	2.79
S	0.045	0.055	1.15	1.39
T	0.235	0.255	5.97	6.47
U	0.000	0.050	0.00	1.27
٧	0.045		1.15	
Z		0.080		2.04

- STYLE 1:
 PIN 1. BASE
 2. COLLECTOR
 3. EMITTER
 4. COLLECTOR

PACKAGE DIMENSIONS

TO-220 FULLPAK

CASE 221D-03 ISSUE K



- NOTES:

 1. DIMENSIONING AND TOLERANCING PER ANSI
- 2 CONTROLLING DIMENSION: INCH
- 221D-01 THRU 221D-02 OBSOLETE, NEW STANDARD 221D-03.

	INC	INCHES		ETERS
DIM	MIN	MAX	MIN	MAX
Α	0.617	0.635	15.67	16.12
В	0.392	0.419	9.96	10.63
С	0.177	0.193	4.50	4.90
D	0.024	0.039	0.60	1.00
F	0.116	0.129	2.95	3.28
G	0.100 BSC		2.54 BSC	
Н	0.118	0.135	3.00	3.43
J	0.018	0.025	0.45	0.63
K	0.503	0.541	12.78	13.73
L	0.048	0.058	1.23	1.47
N	0.200	0.200 BSC		BSC
Q	0.122	0.138	3.10	3.50
R	0.099	0.117	2.51	2.96
S	0.092	0.113	2.34	2.87
U	0.239	0.271	6.06	6.88

STYLE 2:

PIN 1. BASE

- COLLECTOR
- **EMITTER**

ON Semiconductor and in are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all Claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA

Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada

Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910

Japan Customer Focus Center

Phone: 81-3-5817-1050

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative